High-speed CMOS Logic Data Manual



- European Semiconductor Division -

IMPORTANT NOTICE

Texas Instruments reserves the right to make chances at any time in order to improve design and to supply the best product possible.

Texas Instruments assumes no responsibility for infringement of patents or rights of others based on Texas Instruments applications assistance or product specifications, since TI does not possess full access to data concerning the use or applications of customer's products. TI also assumes no responsibility for customer product designs.

Copyright © 1984
Texas Instruments European Semiconductor Division
Digital-Logic

HIGH-SPEED CMOS LOGIC DATA MANUAL 1984

Texas Instruments is pleased to announce the SN74HC family of high-speed CMOS logic circuits. This versatile new family promises to be the product family of choice for many new logic systems, offering a unique combination of high-speed, low-power dissipation, high noise immunity, wide fanout capability, extended supply voltage range, and high reliability.

This data book describes the initial product line scheduled for introduction during 1983. Included are pinout and package information, logic symbols, maximum ratings and AC/DC electrical characteristics.

TEXAS INSTRUMENTS HIGH-SPEED CMOS LOGIC when both, speed and low power are critical

The advanced SN74HC family from Texas Instruments may well become the most widely accepted low-power/high-performance logic family. It features high speed, low power dissipation, high noise immunity, wide fan-out capability, and high reliability.

With the advent of the SN74HC family. You no longer need to sacrifice speed for reduced power dissipation or vise versa now you can have both in your logic design.

Also important is that the entire SN74HC family is compatible in function and pin out with most other T.I. logic families. This makes board-for-board replacement for existing logic simple and fast.

High speed C-MOS advantages over existing logic TTL Families

- Very low power consumption
- Superior noise immunity
- LS-TTL compatible speed
- TTL input/output level compatibility either direct or via SN74HCT interface devices
- Improved ESD (electrostatic discharge) protection exceeding MIL-STD 883 B
- Available in SN74HC plastic D.I.P. as later on in SN54HC ceramic D.I.P. or the new space saving Plastic Leaded Chip Carrier.



GENERAL INFORMATION

Alphanumeric Index		1-2
Glossary		1-
Functional Index/ Selection Guide		1-8
Explanation of Function Tables	1	-13

ALPHANUMERIC INDEX

TVDE	RATINGS AND DESCRIPTIVE CHARACTERISTICS INFORMATION		TYPE	RATINGS		DESCRIPTIVE	
TYPE NUMBERS	TABLE	PAGE	PAGE	NUMBERS	TABLE	PAGE	PAGE
'HC00	1	3-3	4-2	'HC152	Ш	3-6	4-48
'HC02	I	3-3	4-3	'HC153	HI	3-6	4-50
'HC03			4-4	'HC154*			
HC04	ı	3-3	4-5	'HC157	Ш	3-6	4-52
HCU04			4-5	'HC158	111	3-6	4-52
'HC05			4-6	'HC160	IV	3-8	4-55
'HC08		3-3	4-7	'HC161	IV	3-8	4-55
'HC09			4-8	'HC162	IV	3-8	4-55
'HC10	ı	3-3	4-9	'HC163	IV	3-8	4-55
'HC11	ı	3-3	4-10	'HC164	IV	3-8	4-62
'HC14	ì	3-3	4-11	'HC165	IV	3-8	4-65
'HC20	1	3-3	4-12	'HC166	IV	3-8	4-68
'HC21	ı	3-3	4-13	'HC173*			
HC27	1	3-3	4-14	'HC174	١٧	3-8	4-71
HC30	ı	3-3	4-15	'HC175	II	3-5	4-71
HC32	ı	3-3	4-16	'HC180§			
HC36	ı	3-3	4-17	'HC181*			
HC42	IV ·	3-8	4-18	'HC182§			•
HC51	1	3-3	4-20	'HC189*			
HC58§				'HC190	IV	3-8	4-74
HC73*				'HC191	IV	3-8	4-74
HC74	11	3-5	4-21	'HC192	IV ·	3-8	4-79
HC75	ü	3-5	4-23	'HC193	IV	3-8	4-79
HC76	ii	3-5	4-25	'HC194*			
HC77*	••			'HC195*			
HC78*			× .	'HC221§			
'HC85*				'HC237*			
'HC86	1	3-3	4-27	'HCT237*			
'HC107	i H	3-5	4-29	'HC238*			
HC109	ii	3-5	4-31	'HCT238*			
HC109	" II	3-5	4-33	'HC239*			
HC112	ü	3-5	4-35	'HC240	111	3-6	4-83
HC114	11	3-5 3-5	4-37	'HCT240	•••	3-0	4-83
HC123§		0-0	7-01	'HC241	ш	3-6	4-83
HC125§				'HCT241	•••	J-0	4-83
HC1259				'HC242	Ш	3-6	4-86
HC1209				'HCT242	•••	0.0	4-86
HC132	,	3-3	4-39	'HC243	111	3-6	4-86
HC133	iv	3-8	4-40	'HCT243*	•••	J-0	4-86
HC137	1 V	3-0	4-40	'HC244	111	3-6	4-89
HC1137	IV	3-8	4-42	'HCT244		U-U	4-89
HC138		J-0	4-42	'HC245	111	3-6	4-91
HC1136	iv	3-8	4-44	'HCT245*		0-0	7.01
'HC139 'HC140§	. 4	J-0	7"44	'HC251*			
HC1409				'HC253	111	3-6	4-93
HC147" HC148§				'HC257	111	3-6	4-95
-	III	3-6	4-46	'HC258	111	3-6 3-6	4-95 4-95
'HC151	111	3-6	4-40	HC238	111	3-0	4-50

^{* =} available 1.Quarter '84 § = will be announced '84

ALPHANUMERIC INDEX

	RATING		DESCRIPTIVE		RATINGS		DESCRIPTIVE
TYPE	CHARACT		INFORMATION	TYPE			INFORMATION
NUMBERS	TABLE	PAGE	PAGE	NUMBERS	TABLE	PAGE	PAGE
HC259*				'HC589*			
HC266	1	3-3	4-97	'HC590*			
HC273	IV	3-8	4-98	'HC592*			
HC280	IV	3-8	4-100	'HC593*			
HC283§				'HC594*			
HC292§				'HC595*			
HC294§				'HC597*			
HC298*				'HC598*			
HC299*				'HC604§			
HC323*				'HC605§			
HC352	111	3-6	4-102	'HC620	111	3-6	4-133
HC353	Ш	3-6	4-104	'HC623	111	3-6	4-133
HC354*			,	'HC640	111	3-6	4-137
HC356*				'HC643	111	3-6	4-137
HC365	ш	3-6	4-106	'HC645*	•••	0.0	4-107
HC366	111	3-6	4-106	'HC646*			
HC367	111	3-6	4-106	'HCT646*			
HC368	111	3-6	4-106	'HC648*			
HC373	 III	3-6	4-108	'HCT648*			
HCT373*	""	3-0	4-100	'HC651*			
HC374	Ш	3-6	4-111				
HCT374*	***	3-6	4-111	'HCT651*			
				'HC652*			
HC375§	157	2.0	4 444	'HCT652*			
HC377	IV .	3-8	4-114	'HC658§			
HC378	IV ·	3-8	4-114	'HCT658§			
HC379		3-5	4-114	'HC659§			
HC386	1	3-3	4-118	'HCT659§			
HC390	IV	3-8	4-119	'HC664§			
HC393	1V	3-8	4-119	'HCT664§			
HC423*				'HC665§			
HC490	IV	3-8	4-122	'HCT665§			
HC533	Ш	3-6	4-124	'HC670§			
HCT533*				'HC682*			
HC534*				'HC684*			
HCT534*				'HC686*			
HC540*				'HC688*			
HCT540*				'HC804§			
HC541*				'HC805§			
HCT541*				'HC881*			
HC563	Ш	3-6	4-127	'HC4002	I	3-3	4-141
HCT563			4-127	'HC4016§			
HC564*				'HC4017*			
HCT564*				'HC4020*			
HC573	111	3-6	4-130	'HC4022§			
HCT573			4-130	'HC4024§			
HC574*				'HC4040§			
HCT574*				'HC4046§			

^{* =} available 1.Quarter '84 § = will be announced '84

ALPHANUMERIC INDEX

TYPE	RATING CHARACT	GS AND TERISTICS	DESCRIPTIVE INFORMATION	TYPE	RATINGS CHARACTE		DESCRIPTIVE INFORMATION
NUMBERS	TABLE	PAGE	PAGE	NUMBERS	TABLE	PAGE	PAGE
'HC4049§				'HC4351§			
'HC4050§				'HC4352§			
'HC4051§				'HC4353§	*		
'HC4052§				'HC4511*			
'HC4053§				'HC4514§			
'HC4060*				'HC4515§			
'HC4061*				'HC4538*			
'HC4066§				'HC4543*			
'HC4075	1	3-3	4-142	'HC4560§			
'HC4078 'HC4316§	1	3-3	4-143	'HC4724*			

^{* =} available 1.Quarter '84 § = will be announced '84

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

OPERATING CONDITIONS AND CHARACTERISTICS (IN SEQUENCE BY LETTER SYMBOLS)

C_{pd} Power dissipation capacitance

Used to determine the no-load dynamic power dissipation per logic function (See individual circuit pages): $P_D = C_{nd} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$.

fmax Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

ICC Supply current

The current into* the VCC supply terminal of an integrated circuit.

I_{IH} High-level input current

The current into* an input when a high-level voltage is applied to that input.

IIL Low-level input current

The current into* an input when a low-level voltage is applied to that input.

IOH High-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.

IOL Low-level output current

The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

los Short-circuit output current

The current into* an output when that output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

IOZ Off-state (high-impedance-state) output current (of a three-state output)

The current flowing into* an output having three-state capability with input conditions established that, according to the production specification, will establish the high-impedance state at the output.

VIH High-level input voltage

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

^{*} Current out of a terminal is given as a negative value.

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

VIL Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

VOH High-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.

V_{T+} Positive-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_T_.

V_T_ Negative-going threshold level

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+}.

t_a Access time

The time interval between the application of a specified input pulse and the availability of valid signals at an output.

tdis Disable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state. ($t_{dis} = t_{PHZ}$ or t_{PLZ}).

ten Enable time (of a three-state output)

The time interval between the specified reference points on the input and output voltage waveforms, with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low). ($t_{en} = t_{PZH}$ or t_{PZL}).

th Hold time

The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is guaranteed.

tpd Propagation delay time

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level. ($t_{pd} = t_{ph}$ or t_{ph}).

tphL Propagation delay time, high-to-low level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tpHZ Disable time (of a three-state output) from high level

The time interval between the specified reference points on the input and the output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

t_{PLH} Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

t_{PLZ} Disable time (of a three-state output) from low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

t_{PZH} Enable time (of a three-state output) to high level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high level.

tpzL Enable time (of a three-state output) to low level

The time interval between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low level.

t_{sr} Sense recovery time

The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.

t_{su} Setup time

The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed.
 - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.

t_t Transition time

Transition time, low-to-high-level, $t_{TLH} = t_r$

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

Transition time, high-to-low-level, $t_{THL} = t_{f}$

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

tw Pulse duration (width)

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

FUNCTIONS	PAGE
AND/NAND Gates and Inverters	1-9
OR/NOR/EXCLUSIVE-OR and A-O-I Gates	1-9
Schmitt-trigger NAND Gates and Inverters	1-9
Bus Drivers and Transceivers with 3-State Outputs	1-9
Dual J-K Flip-flops	1-10
D-Type Flip-flops	1-10
Latches and Registers	1-10
Monostable Multivibrators	1-10
Shift Registers	1-11
Asynchronous Counters	1-11
Synchronous Counters	
Comparators, Parity Generators/Checkers, and Priority Encoders	1-11
Data Selectors/Multiplexers	1-12
Decoders/Demultiplexers	1-12
Display Decoders/Drivers	1-12
Random-Access Memories (RAM's)	1-12

GATES WITH OPEN-DRAIN OUTPUTS

DESCRIPTION	DEVICE TYPE	DESCRIPTIVE INFORMATION
Quad 2-Input NAND Gates	'HC03	4-4
Hex Inverters	'HC05	4-6
Quad 2-Input AND Gates	'HC09	4-8

AND, NAND GATES AND INVERTERS

(for Maximum Ratings and Electrical Characteristics See Table I, Page 3-3)

DESCRIPTION	DEVICE TYPE	DESCRIPTIVE INFORMATION
Hex Inverters	'HC04	4-5
Quad 2-Input NAND Gates	'HCOO	4-2
Quad 2-Input AND Gates	'HC08	4-7
Triple 3-Input NAND Gates	'HC10	4-9
Triple 3-Input AND Gates	'HC11	4-10
Dual 4-Input NAND Gates	'HC20	4-12
Dual 4-Input AND Gates	'HC21	4-13
8-Input NAND Gate	'HC30	4-15
13-Input NAND Gate	'HC133	4-39

SCHMITT-TRIGGER GATES AND INVERTERS

(for Maximum Ratings and Electrical Characteristics See Table I, Page 3-3)

DESCRIPTION	DEVICE TYPE	DESCRIPTIVE INFORMATION
Hex Inverters	'HC14	4-11
Quad 2-Input NAND Gates	'HC132	

OR, NOR, EXCLUSIVE-OR, AND AND-OR-INVERT GATES

(for Maximum Ratings and Electrical Characteristics See Table I, Page 3-3)

DESCRIPTION	DEVICE	DESCRIPTIVE	
	TYPE	INFORMATION	
Quad 2-Input NOR Gates	'HCO2	4-3	
Guad 2-Input NON Gates	'HC36	4-17	
Quad 2-Input OR Gates	'HC32	4-16	
Quad 2-Input EXCLUSIVE-	'HC266	4-97	
NOR Gates	110200	4-97	
Quad 2-Input EXCLUSIVE-OR	'HC86	4-27	
Gates	'HC386	4-118	
Dual 2-Wide 2-Input A-O-I	'HC51	4-20	
Gates	псэт	4-20	
Triple 3-Input NOR Gates	'HC27	4-14	
Triple 3-Input OR Gates	'HC4075	4-142	
Dual 4-Input NOR Gates	'HC4002	4-141	
8-Input NOR Gate	'HC4078	4-143	

BUS DRIVERS AND TRANSCEIVERS WITH 3-STATE OUTPUTS

(for Maximum Ratings and Electrical Characteristics See Table III, Page 3-6)

DESCRIPTION	OUTPUT DATA	CONTROL INPUTS	DEVICE TYPE	DESCRIPTIVE INFORMATION	
Quad Bus Transceivers	Inverting	Independent Enables	'HC242	4.00	
Cudo Dus Transceivers	True	for A and B Buses	'HC243	4-86	
	True	Common Enables	'HC365		
Hex Bus Drivers/Receivers	Inverting	Common Enables	'HC366	1	
Tiex bus brivers/ Receivers	True	Symmetrical Enables	'HC367	4-106	
	Inverting	Symmetrical Enables	'HC368		
Octal Bus Drivers/Receivers	Inverting	Symmetrical Enables	'HC240	4.00	
	True	Complementary Enables	'HC241	4-83	
	True	Symmetrical Enables	'HC244	4-89	
	Inverting	Independent Enables	'HC620	4-133	
	True	for A and B Buses	'HC623	4-133	
Octal Bus Transceivers	Inverting		'HC640	4.407	
Octar bus Transceivers	True and Inverting	Enable and	'HC643	4-137	
	True	Direction Control	'HC645		
	True		'HC245	4-91	
	True	Enable and	'HC646		
Octal Bus Transceivers	Inverting	Direction Control	'HC648		
with Registers	Inverting	Independent Enables	'HC651		
	True	for A and B Buses	'HC652		

D-TYPE FLIP-FLOPS

DECORPTION	OUTPUT	OTHER	DEVICE	RATINGS AND CHARACTERISTICS		DESCRIPTIVE
DESCRIPTION	CONFIGUATION	FEATURES	TYPE	TABLE	PAGE	INFORMATION
Dual D-type Flip-flops with	Camplementen	Independent	'HC74			4-21
Preset and Clear	Complementary	Clocks	ПС/4	J 11	3-5	4-21
Quad D-Type Flip-flops with	C1	Common Clear	'HC175	1 "	3-5	4-71
Common Clocks	Complementary	Output Enable	'HC379			4-114
Hex D-Type Flip-flops with	Qoniy	Common Clear	'HC174	IV	3-8	4-71
Common Clocks	Q only	Output Enable	'HC378			4-114
	0	Common Clear	'HC273	7 "		4-98
	Q only	Output Enable	'HC377	7		4-114
Octal D-type Flip-flops	2 Cana C li	O. 45 . 4 C - 44-4	'HC374	- 111		4-111
with Common Clocks	3-State, Q only	Output Control	'HC574			
	2 5	Outras Control	'HC534		3-6	
	3-State, Q only	Output Control	'HC564			

DUAL J-K FLIP-FLOPS

(for Maximum Ratings and Electrical Characteristics See Table II,

Page 3-5)

DESCRIPTION	DEVICE	DESCRIPTIVE
J255 1151.	TYPE	INFORMATION
Dual J-K Flip-flops with Clear	'HC73	
Duar 3-K Filip-Hops with Clear	'HC107	4-29
Dual J-K Flip-flops with Preset	'HC113	4-35
Dual J-K Flip-flops with	'HC78	
Preset, Common Clock, and		
Common Clear	'HC114	4-37
Dual J-K Flip-flops with Preset	'HC76	4-25
and Clear	'HC112	4-33
Dual J-K Flip-flops with Preset	'HC109	4-31
and Clear	пстоэ	4-31

LATCHES AND REGISTERS

· ·	OUTPUTS	DEVICE	RATING CHARACT	DESCRIPTIVE	
DESCRIPTION		TYPE	TABLE	PAGE	INFORMATION
0.15.	Complementary	'HC75	II .	3-5	4-23
Quad D-type Latches	Q only	'HC77	11	3-5	
Quad D-type Registers	Q only, 3-state	'HC173			
	0 1 - 0	'HC373			4-108
	Q only, 3-state	'HC573	Ш	2.0	4-130
Octal D-Type Latches	5	'HC533	\$11	3-6	4-124
	Q only, 3-state	'HC563			4-127
0.00	0	'HC4724	IV		
8-Bit Addressable Latches	Q only	'HC259	IV	3-8	

MONOSTABLE MULTIVIBRATORS

(for Maximum Ratings and Electrical Characteristics See Table IV, Page 3-8)

DESCRIPTION	FE	DEVICE TYPE	DESCRIPTIVE INFORMATION	
Dual Monostable Multivibrators			'HC221	
with Direct Clear, Postive			'HC123	
and Negative Inputs, and	Retriggerable	Maria de la companya della companya della companya della companya de la companya della companya	'HC423	
complementary Outputs		Will not trigger from clear		

SHIFT REGISTERS

DESCRIPTION	INPUTS	OUTPUTS	DEVICE	RATING CHARAC		DESCRIPTIVE INFORMATION	
DESCRIPTION	INPUIS	UUIPUIS	TYPE	TABLE	PAGE		
4-Bit Shift Register with Clear	J-K/Parallel	Parallel	'HC195				
4-Bit Bidirectional Shift Registers with Clear	Serial/Parallel	Parallel	'HC194				
	Serial/Parallel, Clock Inhibit, Shift/Load	2 Serial	'HC165	IV	/ 3-8		
8-Bit Shift Registers	2 Serial, Clear	Parallel	'HC164			4-62	
	Serial/Parallel, Clear, Clock Inhibit, Shift/Load	Serial	'HC166	A. D. B. D.	range (1	4-68	
8-Bit Shift Registers with	Serial/Parallel	Serial	'HC597				
Input Registers	Serial/Parallel	3-state Parallel (MultiplexedI/O)	'HC598				
8-Bit Bidirectional Shift Registers with Storage and	Serial/Parallel	3-state Parallel	′HC299		3-6		
Multiplexed 3-State I/O	Serial/ Fardilei	3-state Parallel	'HC323	"			
8-Bit Shift Registers with	Serial	Parallel	'HC594				
Output Registers	Serial	3-State Parallel	'HC595				

SYNCHRONOUS COUNTERS

DESCRIPTION	FEATURES		TYPE	RATING CHARACT	DESCRIPTIVE INFORMATION		
				TABLE	PAGE		
Decade	Async Clear	Sync Load	'HC160			4-55	
Decade	Sync Clear	Sync Load	'HC162			4-55	
Decede Un / Decem	Clock Inhibit	A	'HC190			4-74	
Decade Up/Down	Async Clear	Clear Async Load			ł	4-79	
Divide-by-10 Johnson Counter	Async Clear		'HC4017				
A Dia Diagram	Async Clear	C	'HC161	IV	3-8	4-55	
4-Bit Binary	Sync Clear	Sync Load	'HC163			4-55	
4 Bis Bisser, He /Berry	Clock Inhibit	A	'HC191			4-74	
4-Bit Binary Up/Down	Async Clear	Async Load	'HC193			4-79	
O Dia Diagramia			'HC592				
8-Bit Binary with Input Registers	Sync Clear	Multiplexed 3-state I/O	'HC593				
8-Bit Binary with Output Registers	Sync Clear	3-state Outputs	'HC590	Ш	3-6		

ASYNCHRONOUS (RIPPLE CLOCK) COUNTERS

(for Maximum Ratings and Electrical Characteristics See Table IV,

1 age 3-0)									
DESCRIPTION	FEATURES	DEVICE TYPE	DESCRIPTIVE INFORMATION						
12-Bit Binary Counters		'HC4040							
14-Bit Binary		'HC4020							
Counters	On-chip Oscillator	'HC4060							
Dual Decade	Bi-quinary or BCD	'HC390	4-119						
Counters	Set-to-9 Input	'HC490	4-122						
Dual 4-Bit Bi- nary Counters		'HC393	4-119						

COMPARATORS, PARITY GENERATORS/ CHECKERS, AND PRIORITY ENCODERS

(for Maximum Ratings and Electrical Characteristics See Table IV, Page 3-8)

DESCRIPTION	DEVICE TYPE	DESCRIPTIVE INFORMATION
4-Bit Magnitude Comparators	'HC85	
8-Bit Magnitude Comparators	'HC688	
9-Bit Odd/Even Parity Generator/Checker	'HC280	4-100
10-Line Decimal to 4-Line BCD Priority Encoder	'HC147	

DATA SELECTORS/MULTIPLEXERS

(for Maximum Ratings and Electrical Characteristics See Table III, Page 3-6)

DESCRIPTION	DESCRIPTION INPUTS OUTPUTS		DEVICE TYPE	DESCRIPTIVE INFORMATION
		Inverting	'HC152	4-48
	Enable	Complementary	'HC151	4-46
8-Line-to-1-Line	Enable	Complementary, 3-state	'HC251	
o-Line-to-1-Line	Transparent Latches, Enable	able		
	Registers, Enable	3-state	'HC356	
		True, 3-state	'HC253	4-93
Dual 4-line-to-1-Line	Independent	Inverting, 3-state	'HC353	4-104
Duai 4-line-to-1-Line	Enables	True	'HC153	4-50
		Inverting	'HC352	4-102
		True	'HC157	4-52
Quad 2-Line-to-1-Line	Common Enable	Inverting	'HC158	4-52
Quad 2-Line-to-1-Line	Common Enable	True, 3-state	'HC257	4-95
		Inverting, 3-state	'HC258	4-95

DECODERS/DEMULTIPLEXERS

(for Maximum Ratings and Electrical Characteristics See Table IV, Page 3-8)

DESCRIPTION	FEATURES	DEVICE TYPE	DESCRIPTIVE INFORMATION
	2 Enables	'HC154	
4-Line-to-16-Line	Input latches,	'HC4514	
	Output Enable	'HC4515	
4-Line-to-10-Line,		'HC42	4-18
BCD-to-Decimal		11042	4-10
	3 Enables	'HC138	4-42
3-Line-to-8-Line	3 Enables, Ad-	'HC137	4-40
	dress Latches	HC137	4 -40 .
Dual 2-Line-	Independent	'HC139	4-44
to-4-Line	Enables	110139	7-44

DISPLAY DECODERS/DRIVERS

DESCRIPTION	DEVICE RATINGS CHARACTER			DESCRIPTIVE
	1176	TABLE	PAGE	MICHIGA
BCD-to-7-Segment Decoders/Drivers	'HC4511	IV	3-8	
with Input Latches	HC4511	10	3-0	

RANDOM ACCESS MEMORIES

DESCRIPTION	ORGANIZATION	FEATURES DEVICE TYPE		CHARACTERISTICS		CHARACTERISTICS DESCRIPTIVE		DESCRIPTIVE INFORMATION
	40.4	2 2 .	///0100		3-6			
64-Bit	16 x 4	3-state Outputs	'HC189	111	3-6			

EXPLANATION OF FUNCTION TABLES

The following symbols are now being used in function tables on TI data sheets:

H = high level (steady state)

L = low level (steady state)

transition from low to high level

transition from high to low level

X = irrelevant (any input, including transitions)

Z = off (high-impedance) state of a 3-state output

a..h = the level of steady-state inputs at inputs A through H respectively

On = level of Q before the indicated steady-state input conditions were established

 \overline{Q}_0 = complement of Q_0 or level of \overline{Q} before the indicated steady-state input conditions were established

Qn = level of Q before the most recent active transition indicated by f or

= one high-level pulse
= one low-level pulse

TOGGLE = each output changes to the complement of its previous level on each active transition indicated by † or 1.

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains, H, L, and/or X together with 1 and/or 1, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q0, or \overline{Q} 0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, ______ or _______, the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

EXPLANATION OF FUNCTION TABLES

Among the most complex function tables in this book are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74HC194.

FUNCTION TABLE

	INPUTS								OUT	PUTS			
	MODE		01004	SE	SERIAL		PARALLEL		ARALLEL		Λ-	0-	Λ-
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	D	QA	αв	σc	σD
L	Х	Х	X	X	X	Х	X	Х	X	L	L	L	L
н	х	х	L	х	X	х	X	Х	X	QAO	Q_{BO}	QCO	Q_{DO}
н	н	н	1	×	X	а	b	С	ď	а	b	С	d
н	L	н	t	×	н	х	Х	Х	Х	Н	Q_{An}	Q_{Bn}	Q_{Cn}
н	L	н	1	X	L	Х	Х	Х	Х		\mathbf{Q}_{An}		α_{Cn}
н	н	L	l t	н	X	х	Х	Х	Х		α_{Cn}		Н
н	н	L	1	L	X	х	X	Х	X	QBn	Q_{Cn}	Q_{Dn}	L
- н	L	Ľ	x	×	х	х	Х	Х	Х	QAn	QBn	Q_{Cn}	Q_{DO}

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output Q_A , data entered at B will be at Q_B , and so forth, following a low-to-high clock transition.


The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_{Δ} is now at Q_{B} , the previous levels of Q_{B} and Q_{C} are now at Q_{C} and Q_{D} respectively, and the data previously at Q_{D} is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Ω_B is now at Ω_A , the previous levels of Ω_C and Ω_D are now at Ω_B and Ω_C , respectively, and the data previously at Ω_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both mode inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

Parameter Measurement Information

TOTEM POLE OUTPUTS



	PARAMETER	RL	C _L †
t _{PLH} or	Standard outputs	∞	50 pF
t _{PHL}	High-current outputs§	∞	50 pF or 150 pF

[†] C_L includes probe and test fixture capacitance.

OPEN-DRAIN OUTPUTS:

The load values for open-drain outputs are as follows: ${\rm R_L} = 1 {\rm k} \varOmega$ to ${\rm V_{CC}}$

 $C_1 = 50 \text{ pF to GND}$

LOAD CIRCUIT PARAMETER RL CLT S1 S2 tpzH 1k 50pF or OPEN CLOSED

3-STATE OUTPUTS

TEST

FROM OUTPUT UNDER TEST POINT

RL


Vcc

^T PZH	1k	50 pr or	OPEN	CLUSED
tpzL	' `	150 pF	CLOSED	OPEN
t _{PHZ}	1k	7g 07	OPEN	CLOSED
t _{PLZ}	'`	30 pr	CLOSED	OPEN
t _{PLH} or t _{PLH}		50 pF or 150 pF	OPEN	CLOSED

[†] C_L includes probe and test fixture capacitance.


1.0 SWITCHING WAVEFORMS FOR THE 54/74HCXXX AND 54/74HCXXX

CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH



Outputs should be switching from 10 $^{\rm W}V_{CC}$ to 90 $^{\rm W}V_{CC}$ in accordance with device truth table. For $f_{max},$ INPUT DUTY CYCLE = 50 $^{\rm W}$

SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE-TRIGGERED SEQUENTIAL LOGIC CIRCUITS.




All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{OU} ? $^{\circ}$ 50 Ω , t_{r} = 6 ns. t_{f} = 6 ns.


[§] High-current outputs are indicated by ▷ in the logic symbol.

^{*(}H) OR (L) OPTIONAL


PARAMETER MEASUREMENT INFORMATION


TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





54/74HCXXXX THREE-STATE WAVEFORMS AND TEST CIRCUIT





OPEN-DRAIN WAVEFORMS:


Output $R_L = 1k\Omega$ to V_{CC} ; $C_L = 50$ pF t_{PLZ} , t_{PZL} , wave forms are the same as 3-state

All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_{out} = 50 Ω , t_f = 6 ns, t_f = 6 ns.

PARAMETER MEASUREMENT INFORMATION


2.0 SWITCHING WAVEFORMS FOR 54/74HCTXXX

CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




Outputs should be switching from $10\% V_{CC}$ to $90\% V_{CC}$ in accordance with device truth table. For f_{max} INPUT DUTY CYCLE = 50%

SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE-TRIGGERED SEQUENTIAL LOGIC CIRCUITS





TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





54/74HCTXXXX THREE-STATE WAVEFORMS AND TEST CIRCUIT





OPEN-DRAIN WAVEFORMS:

Output $R_L = 1k\Omega$ to V_{CC} ; $C_L = 50$ pF t_{PLZ} , t_{PZL} wave forms are the same as 3-state

Maximum Ratings, Recommended Operating Conditions, and electrical Characteristics



ATTENTION

These devices contain circuits to protect the inputs and outputs against damage due to high static voltages or electrostatic fields; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance citcuits.

Unused inputs must always be connected to an appropriate logic voltage level preferably either V_{cc} or ground.

TABLE I SPECIFICATIONS FOR SSI CIRCUITS

D2684, DEZEMBER 1982

	MIN	MAX	UNIT
V _{CC} , Supply voltage range	- 0.5	7.0	V
V _I , Input voltage range	-0.5	$V_{CC} + 0.5$	V
I _{IK} , Input diode current, peak	-20	20	mA
V _O , Output voltage range	- 0.5	$V_{CC} + 0.5$	V
I _{OK} , Output diode current, peak	-20	20	mA
	- 25	25	mA
V _{CC} , Or GND current	- 50	50	mΑ
Lead temperature: J package		300	°C
N package		260	°C
Storage temperature	_ 65	150	٥٠.

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent demage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				54HC			74HC		
	PARAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2.0	5.0	6.0	2.0	5.0	6.0	V
VIH	High-level input voltage	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2			v
VIL	Low-level input voltage	2.0 4.5 6.0	0 0		0.3 0.9 1.2	0 0		0.3 0.9 1.2	v
V _I /V _O	Input/Output voltage		0		Vcc	0		Vcc	٧
ЮН	High-level output current	4.5 6.0		-4 -5.2			-4 -5.2		mA
lOL	Low-level output current	4.5 6.0		4 5.2			4 5.2		mA
tţ	Input transition (rise and fall) times (except Schmitt-trigger inputs)	2.0 4.5 6.0	0 0 0		1000 500 400	0 0 0		1000 500 400	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-					TA=25°C	;	54	нс	74	HC	UNIT
METER	VI	V _I CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
Vari	VIH	I _O = -20 μA	2.0 4.5 6.0	1.9 4.4 5.9			1.9 4.4 5.9		1.9 4.4 5.9	,	v
VOH or VIL		3.86 5.36			3.7 5.2		3.76 5.26		ľ		
Vol	VIH	l _O = 20 μA	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v
, OL	VIL	I _O = 4 mA I _O = 5.2 mA	4.5 6.0			0.32 0.32		0.4 0.4		0.37 0.37	
lj	V _I = \	CC or GND	6.0			±0.1		±1.0		±1.0	μA
V _{T+}	-		2.0 4.5 6.0	0.8 2.0 2.5	1.2 2.5 3.3	1.5 3.15 4.2					v
V _T —			2.0 4.5 6.0	0.3 0.9 1.2	0.6 1.6 2.0	0.8 2.0 2.5					v

6

TABLE I SPECIFICATIONS FOR SSI CIRCUITS

D2684, DECEMBER 1982

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-				T _A =25°C			54HC		74HC		
METER	VI	CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _{T+}			2.0	0.2	0.5	1.0					
_	1		4.5	0.4	0.7	1.4					V
V _T —			6.0	0.5	0.8	1.7	-				
Icc	$V_{l} = V_{l}$	CC or GND, IO = 0	6.0			2.0		40.0		20.0	μA
Cl					3.0	10.0		10.0		10.0	pF

switching characteristics

See individual circuit pages

3

HIGH-SPEED CMOS LOGIC

TABLE II SPECIFICATIONS FOR DUAL AND QUAD FLIP-FLOP AND LATCHES

D2684, DEZEMBER 1982

absolute maximum ratings over operating free-air temperature range [†]			
	MIN	MAX	UNIT
V _{CC} , Supply voltage range	 0.5	7.0	V
V _I , Input voltage range	-0.5	$V_{CC} + 0.5$	V
I _{IK} , Input diode current, peak	-20	20	mA
V _O , Output voltage range	-0.5	$V_{CC} + 0.5$	V
I _{OK} , Output diode current, peak	-20	20	mΑ
I _O , Output current	- 25	25	mΑ
V _{CC} , Or GND current	- 50	50	mΑ
Lead temperature: J package		300	°C
N package		260	°C
Storage temperature	- 65	150	°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent demage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				54HC			74HC		
	PARAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	רואט
VCC	Supply voltage		2.0	5.0	6.0	2.0	5.0	6.0	٧
۷ιн	High-level input voltage	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2			٧
VIL	Low-level input voltage	2.0 4.5 6.0	0 0 0		0.3 0.9 1.2	0 0 0		0.3 0.9 1.2	٧
V _I /V _O	Input/Output voltage		0		Vcc	0		Vcc	٧
ЮН	High-level output current	4.5 6.0		-4 -5.2			-4 -5.2		mA
loL	Low-level output current	4.5 6.0		4 5.2			4 5.2		mA
tt	Input transition (rise and fall) times (except Schmitt-trigger inputs)	2.0 4.5 6.0	0 0 0		1000 500 400	0 0		1000 500 400	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-				T _A =25C°			54HC		74	нс		
METER	VI	VI	V _I Conditions	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	VIH	Ι = -20 μΑ	2.0 4.5 6.0	4.5 4.4 4.4		1.9 4.4 5.9		,				
VOH	$\begin{array}{c c} \text{or} & & & \\ V_{\text{IL}} & & I = -4 \text{ mA} \\ & I = -5.2 \text{ mA} \end{array}$		4.5 6.0	3.86 5.36			3.7 5.2		3.76 5.26		V	
VOL	V _{IH}	ΙΟ = 20 μΑ	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	
VOL	VIL	I _O = 4 mA I _O = 5.2 mA	4.5 6.0			0.32 0.32		0.4 0.4		0.37 0.37		
li li	V _I = '	VCC or GND	6.0			±0.1		±1.0		±1.0	μA	
Icc	V _i = '	VCC or GND, IO = 0	6.0			4.0		80.0		40.0	μA	
Cl					3.0	10.0		10.0		10.0	pF	

switching characteristics

See individual circuit pages.

TABLE III SPECIFICATIONS FOR CIRCUITS WITH HIGH-CURRENT OUTPUTS

...

....

D2684, DEZEMBER 1982

LINUT

absolute maximum ratings over operating free-air temperature range ^T	е ^т
---	----------------

	MilN	WAX	UNII
V _{CC} , Supply voltage range	-0.5	7.0	V
V _I , Input voltage range		$V_{CC} + 0.5$	V
I _{IK} , Input diode current, peak	-20	20	mΑ
V _O , Output voltage range	-0.5	$V_{CC} + 0.5$	V
IOK, Output diode current, peak	-20	20	mΑ
I _O , Output current	- 35	35	mΑ
V _{CC} , Or GND current	– 70	70	mΑ
Lead temperature: J package		300	∘C
N package		260	∘C
Storage temperature	– 65	150	∘C

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent demage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				54HC			74HC		
	PARAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2.0	5.0	6.0	2.0	5.0	6.0	V
ViH	High-level input voltage	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2	-		v
VIL	Low-level input voltage	2.0 4.5 6.0	0 0 0		0.3 0.9 1.2	0 0 0		0.3 0.9 1.2	· v
V _I /V _O	Input/Output voltage		0		Vcc	0		VCC	٧
	High-current outputs \$	4.5 6.0		-6 -7.8			-6 -7.8	-6	
ЮН	Standard outputs	4.5 6.0		-4 -5.2			-4 -5.2		mA
	High-current outputs \$	4.5 6.0		6 5.2			6 7.8		
lOL	Standard outputs	4.5 6.0		4 5.2			4 5.2		mA
tt	Input transition (rise and fall) times	2.0 4.5 6.0	0 0 0		1000 500 400	0 0 0		1000 500 400	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

\$ High-current outputs are indicated by the ▷ in the logic symbol. All 3-State outputs are high-current outputs.

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-					TA= 25°C	;	54	НС	74	нс	
METER	VI	V _I CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
VIH	I _O = -20 μA	2.0 4.5 6.0	1.9 4.4 5.9			1.9 4.4 5.9		1.9 4.4 5.9		v	
voн	VOH Or IO	IO = Note 1 IO = Note 2	4.5 6.0	3.86 5.36			3.7 5.2		3.76 5.26		'
Vol	VIH	I _O = 20 μA	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1	-	0.1 0.1 0.1	v
VOL	VIL	IO = Note 3 IO = Note 4	4.5 6.0	-		0.32 0.32		0.4 0.4		0.37 0.37	

J

D2684, DECEMBER 1982

HIGH-SPEED **CMOS LOGIC**

TABLE III **SPECIFICATIONS FOR CIRCUITS** WITH HIGH-CURRENT OUTPUTS

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-				TA=25C°			54	НС	74	НС	LINUT
METER	VI	CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
lı lı	$V_{I} = V_{0}$	CC or GND	6.0			±0.1		±1.0		±1.0	μΑ
loz		VCC or GND	6.0			±0.5		±10.0		±5.0	μА
lcc	$V_{l} = V_{l}$	CC or GND, IO = O	6.0			8.0		160.0		80.0	μА
Cl	Excep	t TXCVR I/0			3.0	10.0		10.0		10.0	pF

Notes:

- 1. $I_0 = -4.0$ mA for standard outputs. $I_0 = -6.0$ mA for high-current outputs.
- 2. $l_0 = -5.2$ mA for standard outputs.
- I₀ = -7.8 mA for high-current outputs.
 I₀ = 4.0 mA for standard outputs.
 I₀ = 6.0 mA for high-current outputs.
 I₀ = 5.2 mA for standard outputs.

 - $I_0 = 7.8$ mA for high-current outputs.

switching characteristics

See individual circuit pages.

TABLE IV SPECIFICATIONS FOR MSI CIRCUITS

D2684, DEZEMBER 1982

MAX

UNIT

absolute maximum ratings over operating free-air temperature range † $\begin{array}{c} \text{MIN} \\ \text{V}_{\text{CC}}, \text{Supply voltage range} & -0.5 \\ \text{V}_{\text{I}}, \text{Input voltage range} & -0.5 \end{array}$

7.0 ٧ V_{CC}+0.5 v -2020 mΑ $V_{CC} + 0.5$ -0.5-2020 mΑ -2525 mΑ -5050 mΑ တ္ 300 260 -65150

† Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent demage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

				54HC			74HC		
	PARAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2.0	5.0	6.0	2.0	5.0	6.0	V
۷ιн	High-level input voltage	2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2			. v
VIL	Low-level input voltage	2.0 4.5 6.0	0 0 0		0.3 0.9 1.2	0 0 0		0.3 0.9 1.2	٧
V _I /V _O	Input/Output voltage		0		Vcc	0		Vcc	٧
ЮН	High-level output current	4.5 6.0		-4 -5.2			- 4 5.2		mA
lOL	Low-level output current	4.5 6.0		4 5.2			4 5.2		mA
tt	Input transition (rise and fall) times (except Schmitt-trigger inputs)	2.0 4.5 6.0	0 0 0		1000 500 400	0 0 0		1000 500 400	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-					TA=25C	•	54	HC	74	НС	
METER	VI	CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vari	$\begin{array}{c c} V_{IH} & I_0 = -20 \; \mu A \\ \\ v_{IL} & I_0 = -4 \; mA \\ I_0 = -5.2 \; mA \end{array}$	I ₀ = -20 μA	2.0 4.5 6.0	1.9 4.4 5.9			1.9 4.4 5.9		1.9 4.4 5.9		v
Vон			4.5 6.0	3.86 5.36			3.7 5.2		3.76 5.26		
VOL	ViH	ΙΟ = 20 μΑ	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v
VOL		I _O = 4 mA I _O = 5.2 mA	4.5 6.0			0.32 0.32		0.4 0.4		0.37 0.37	ľ
lj j	V _I = '	VCC or GND	6.0			±0.1		±1.0		±1.0	μA
Is (off)	$V_I = $	og Switches only) VCC or GND ±VCC	6.0			±0.1		±1.0		±1.0	μА
V _{T+}			2.0 4.5 6.0	0.8 2.0 2.5	1.2 2.5 3.3	1.5 3.15 4.2					v

D2684, DECEMBER 1982

electrical characteristics over recommended temperature and voltage range (unless otherwise noted)

PARA-					TA = 25C		54HC		74	HC	LIMIT
METER	VI .	CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
V _T _			2.0 4.5 6.0	0.3 0.9 1.2	0.6 1.6 2.0	0.8 2.0 2.5					V
V _{T+} - V _T -			2.0 4.5 6.0	0.2 0.4 0.5	0.5 0.7 0.8	1.0 1.4 1.7			• :		· V
lcc	V _I = \	CC or GND, I ₀ = 0	6.0			8.0		160.0		80.0	μА
CI					3.0	10.0		10.0		10.0	pF

switching characteristics

See individual circuit pages.

E

THIS PAGE INTENTIONALLY LEFT BLANK

Descriptive Information

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54HC00 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC00 is characterized for operation from -40°C to 85°C.


SN54HC00 . . . J PACKAGE SN74HC00 . . . J OR N PACKAGE (TOP VIEW)

1 A 🗌	1	U14 Vcc
1B[2	13 4B
1Y 🗀	3	12 🗌 4A
2A 🗌	4	11 🕽 4Y
2B 🗌	5	10 🗍 3B
2Y 🗌	6	9 🗍 3A
GND [7	8 🗍 3Y


FUNCTION TABLE (each gate)

	INP	UTS	OUTPUT
	Α	В	Υ
	Н	н	L
	L	x	H
1	х	L	н

logic symbol



SN54HC00 . . . FH OR FK PACKAGE SN74HC00 . . . FH OR FN PACKAGE (TOP VIEW)



NC — No internal connection

Pin numbers shown are for J and N packages.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C	L = 50 p	F			
PARAMETER	FROM	TO	CONDITIONS			C00	UNIT				
		1	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	· ·	2.0V 4.5V 6.0V		-	100 20 17		150 30 25		125 25 21	
t _{PHL}	or B	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r			2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f	Y	Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
Cod	T	Power dissipation capacitance per gate at 25°C 20 tvp									pF

TEXAS INSTRUMENTS

HIGH-SPEED CMOS LOGIC

TYPES SN54HC02, SN74HC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

D2684, DECEMBER 1982


- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input NOR gates. They perform the boolean functions $Y = \overline{A} + \overline{B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.

The SN54HC02 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC02 is characterized for operation from -40°C to 85°C.

logic symbol




Pin numbers shown are for J and N packages.

SN54HC02 . . . J PACKAGE SN74HC02 . . . J OR N PACKAGE (TOP VIEW)



SN54HC02 ... FH OR FK PACKAGE SN74HC02 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В) Y
Н	Х	L
X	Н	L
L	L	н

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

					C _L = 50 pF						
PARAMETER	FROM	то	CONDITIONS	NS T _A = 25°C		С	54HC02		74HC02		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH}	A	V	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	
t _{PHL}	or B	•	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r		V	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		. "	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
God	T	Powe	r dissination ca	nacitano	o ner da	to at 25%	·		22	tvn	nF

Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input NAND gates. They perform the boolean functions $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. The opendrain outputs require pull-up resistors to perform correctly. They may be connected to other opendrain outputs to implement active-low wired-OR or active-high wired-AND functions. Open-drain devices are often used to generate higher V_{OH} levels.

The SN54HC03 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74HC03 is characterized for operation from $-40\,^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$.

FUNCTION TABLE (each gate)

INP	UTS	ОИТРИТ
Α	В	Υ
Н	Н	L
L	×	н
X	L	н


logic symbol



SN54HC03 ... J PACKAGE SN74HC03 ... N PACKAGE (TOP VIEW)

\Box 1	U14		Vcc
□ 2	13		4B
□ 3	12		4A
4	11		4Y
5	10		3B
□6	9		3A
7	8		3Y
	3	2 13 3 12 4 11 5 10	2 13 3 12 3 12 3 11 3 11 3 11 3 11 3 11

SN54HC03 ... FH PACKAGE SN74HC03 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages

						C	լ = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C		54HC03		74HC03		UNIT	
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tour	Α		2.0V			100		150		125	
t _{PLH} , t _{PLH} ,	or B	Y	4.5V 6.0V			20 17		30 25		25 21	ns
t _r , t _f		Υ	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns

C_{pd} Power dissipation capacitance per gate at 25°C 20 typ pF

TYPES SN54HC04, SN74HC04, SN54HCU04, SN74HCU04 HEX INVERTERS

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain six independent inverters. They perform the boolean function Y = \bar{A} .


The SN54HC04 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC04 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

(each inverter)

INPUT	OUTPUT
Α	Y
н	L
L	Н

logic symbol




Pin numbers shown are for J and N packages.

SN54HC04 . . . J PACKAGE SN74HC04 . . . J OR N PACKAGE (TOP VIEW)

1 A 📑	U 14	□vcc
1Y 🗆 :	2 13	□6A
2A [3	12	∐ 6Y
2 Y 🔲 4	11	□5A
3A [] ₹	5 10	□ 5 Y
3Y [[€	9	□4A
GND :	7 8	□4Y

SN54HC04 . . . FH OR FK PACKAGE SN74HC04 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

		$C_L = 50 \text{ pF}$												
FROM	то	то	то	то	то	CONDITIONS		T _A = 25°C				74HC04 74HCU04		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	1				
A	V	2.0V 4.5V 6.0V			85 17 14		130 26 22		105 21 18					
B	, r	2.0V 4.5V 6.0V			85 17 14		130 26 22		105 21 18	ns				
	V	2.0V 4.5V 6.0V	-		75 15 13		110 22 19		95 19 16					
		2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns				
	A or	A Y B	A 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 4.5V 4.5V 4.5V 4.5V 4.5V 4.5V 4.5	A 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 4.5V 4.5V 4.5V 4.5V 4.5V 4.5V	PROM 10 VCC MIN TYP A 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V B 4.5V 6.0V 2.0V 4.5V 6.0V Y 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 4.5V 6.0V	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				

C_{pd} Power dissipation capacitance per gate at 25°C 20 typ pF

PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.

4

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain six Independent inverters. They perform the boolean function Y = \overline{A} . The opendrain outputs require pull-up resistors to perform correctly. They may be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. Open-drain devices are often used to generate higher V_{OH} levels.

The SN54HC05 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74HC05 is characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$.

FUNCTION TABLE (each inverter)

INPUT	OUTPUT
A	Υ
Н	L
L	н


logic symbol



SN54HC05 ... J PACKAGE SN74HC05 ... N PACKAGE (TOP VIEW)

1À 1 14 VCC
1Y 2 13 6A
2A 3 12 6Y
2Y 4 11 5A
3A 5 10 5Y
3Y 6 9 4A
GND 7 8 4Y

SN54HC05 . . . FH PACKAGE SN74HC05 . . . FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages

PARAMETER			CONDITIONS	C _L = 50 pF							
	FROM	то			TA = 25°	С	54H	IC05	74F	IC05	UNIT
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH}			2.0V 4.5V 6.0V			115 23 20		175 35 30		145 29 25	
t _{PHL}	7 ^	2 4	2.0V 4.5V 6.0V	,		85 17 14		130 26 22		105 21 18	ns
t _f		Υ	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Power dissipation capacitance per inverter at 25°C									typ	pF

TYPES SN54HC08, SN74HC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

D2684 DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input AND gates. They perform the boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.


The SN54HC08 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC08 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

(each gate)

ſ	INP	UTS	OUTPUT
Γ	Α	В	Y
F	H.	Н	н
ŀ	L	X	L
1	х	L	L


logic symbol



SN54HC08 . . . J PACKAGE SN74HC08 . . . J OR N PACKAGE (TOP VIEW)

1A 🗆 1	U14 □ V _{CC}
1B 🗌 2	13 🗌 4 B
1Y 🔲 3	12 4A
2A∐4	11 🗀 4 Y
2₿ 🛚 5	10 🗌 3B
2Y []6	9∏3A
GND∏7	8 □ 3 Y

SN54HC08 . . . FH OR FK PACKAGE SN74HC08 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages.

PARAMETER						C	L = 50 p	F			
	FROM	TO	CONDITIONS		T _A = 25°C			IC08	74HC08		UNIT
	f		vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH}	A	V	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	
t _{PHL}	or B	Ī	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r		v	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns

C _{pd}	Power dissipation capacitance per gate at 25℃	20 typ	pF

D2661, APRIL 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input AND gates. They perform the boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic. The open-drain outputs require pull-up resistors to perform correctly. They may be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. Open-drain devices are often used to generate higher V_{OH} levels.

The SN54HC09 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN74HC09 is characterized for operation from $-40\,^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	Н
L	Х	L
х	L	L


logic symbol



SN54HC09 . . . J PACKAGE SN74HC09 . . . N PACKAGE (TOP VIEW)

1 A [1	U 14	D vc₀
1B[2	13	☐ 4B
1 Y [3	12] 4A
2A [4	11] 4Y
2B [5	10] 3B
2 Y [6	9] 3A
GND [7	8] 3Y

SN54HC09 ... FH PACKAGE SN74HC09 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages

PARAMETER						C	L = 50 p	F			
	FROM	ROM TO	CONDITIONS		T _A = 25°C		54HC09		74HC09		UNIT
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PHL}	A or B	Y	2.0V 4.5V 6.0V			105 25 23		155 36 31		131 31 27	ns
t _{PHL}	A or B	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
Cpd		Pov	ver dissipation o	apacitar	nce per g	ate at 25	°C		20	typ	pF

TYPES SN54HC10, SN74HC10 TRIPLE 3-INPUT POSITIVE-NAND GATES

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain three independent 3-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54HC10 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC10 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

ı	NPUT	S	ОИТРИТ
Α	В	С	Υ
Н	Н	Н	L
L	X	×	Н
X	L	х	н
X	Х	L	н


logic symbol



SN54HC10 . . . J PACKAGE SN74HC10 . . . J OR N PACKAGE (TOP VIEW)

1A	1	U14	V_{CC}
1B 🗌	2	13	1 C
2A[3	12	1 Y
2B 🗀	4	11	3C
2C	5	10	3B
2Y 🗀	6	9	3A .
GND	7	8	3Y

SN54HC10 . . . FH OR FK PACKAGE SN74HC10 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages.

		то	TO CONDITIONS			C	L = 50 p	F			
PARAMETER	FROM				T _A = 25°C		54HC10		74HC10		UNIT
			▼CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A, B.	v	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	
tрнL	or C	T	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r		Y .	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 . 16	
t _f		Y	2.0V 4.5V 6.0V		-	75 15 13		110 22 19		95 19 16	ns
C _{pd}	T	Power dissipation capacitance per gate at 25°C 20 typ									pF

TYPES SN54HC11, SN74HC11 TRIPLE 3-INPUT POSITIVE-AND GATES

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain three independent 3-input AND gates. They perform the boolean functions $Y = A \cdot B \cdot C$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

The SN54HC11 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC11 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

		NPUTS	3	OUTPUT	
	Α	В	С	Y	
	Н	Н	н	Н	
į	L	Х	X	Ĺ	
	Х	L	X	L	
	х	X	L.	L	

logic symbol




Pin numbers shown are for J and N packages.

SN54HC11 . . . J PACKAGE SN74HC11 . . . J OR N PACKAGE (TOP VIEW)



SN54HC11 ... FH OR FK PACKAGE SN74HC11 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

PARAMETER				$C_L = 50 \text{ pF}$							
	FROM TO CO		CONDITIONS		T _A = 25°C		54HC11		74HC11		UNIT
		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH} , t _{PHL}	A, B, or C	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r , t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Power dissipation capacitance per gate at 25°C									yp	pF

TYPES SN54HC14, SN74HC14 HEX SCHMITT-TRIGGER INVERTERS

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These Schmitt-trigger devices contain six independent inverters. They perform the boolean function Y = A.

The SN54HC14 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC14 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each inverter)

INPUT	OUTPUT
A	Y
Н	L
L	. н

logic symbol




Pin numbers shown are for J and N packages.

SN54HC14 . . . J PACKAGE SN74HC14 . . . J OR N PACKAGE (TOP VIEW)



SN54HC14 . . . FH OR FK PACKAGE SN74HC14 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

PARAMETER FROM TO CONDITIONS $T_A = 25^{\circ}C$ MIN TYP MAX $2.0V$ 140	54HC14 MIN MAX	74HC14 MIN MAX	UNIT
2.0V 140	MIN MAX	MAIN MAY	⊣
2.0V 140		IAHLA IAIWY	1
tplH A Y 4.5V down 28 tpHL tpHL 6.0V 24	210 42 36	175 35 30	ns
t _r , t _f Y 2.0V 75 4.5V 15 6.0V 13	110 22 19	95 19 16	ns

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent 4-input NAND gates. They perform the boolean functions $Y = \overline{A \cdot B \cdot C \cdot D}$ or $Y = \overline{A} + \overline{B} + \overline{C} + \overline{D}$ in positive logic.

The SN54HC20 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC20 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

	INP	UTS		OUTPUT
Α	В	С	D	Y
Н	Н	Н	Н	L
L	X	X	X	н
Х	L	X	X	н
х	X	L	X	н
X	X	Х	L	н


logic symbol



SN54HC20 . . . J PACKAGE SN74HC20 . . . J OR N PACKAGE (TOP VIEW)

1A 🛮 1	U 14	□vcc
1B 🛮 2	13	2D
ис∏з	12] 2C
1C 🛮 4	11	DNC
1D 🛮 5	10	_ 2B
. 1 Y 🛮 6	9	2A
3ND□1	8	2Y

SN54HC20 . . . FH OR FK PACKAGE SN74HC20 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages.

		то	CONDITIONS	C _L = 50 pF							
PARAMETER	FROM					54HC20		74HC20		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A, B,	v	2.0V 4.5V 6.0V			110 22 19		165 33 28		140 28 24	
t _{PHL}	or, D	or,	2.0V 4.5V 6.0V			110 22 19		165 33 28		140 28 24	ns
t _r			2.0V 4.5V 6.0V		-	75 15 13		110 22 19		95 19 16	
t _f		Ť	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Power dissipation capacitance per gate at 25℃								25	typ	pF

TYPES SN54HC21, SN74HC21 **DUAL 4-INPUT POSITIVE-AND GATES**

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent 4-input AND gates. They perform the boolean functions Y = A·B·C·D or Y = $\overline{A} + \overline{B} + \overline{C} + \overline{D}$ in positive logic.

The SN54HC21 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC21 is characterized for operation from -40°C to 85°C


FUNCTION TABLE (each gate)

	INP	UTS		OUTPUT
Α	В	С	D	Υ
Н	Н	Н	Н	н
L	X	X	X	L
X	L	Х	Х	L
×	X	L	X	L
×	X	Х	L	L


logic symbol



SN54HC21 . . . J PACKAGE SN74HC21 . . . J OR N PACKAGE (TOP VIEW)



SN54HC21 . . . FH OR FK PACKAGE SN74HC21 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C	L = 50 p	F			T
PARAMETER	FROM	то	CONDITIONS		T _A = 25°C		54HC21		74HC21		UNIT
	1		vec	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A, B,	v	2.0V 4.5V 6.0V	ı		110 22 19		165 33 28		140 28 24	
t _{PHL}	C, or D	, 4	2.0V 4.5V 6.0V			110 22 19		165 33 28		140 28 24	ns
· t _r		v	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	T	Powe	er dissipation ca	pacitano	e per ga	te at 25°C)		25	typ	pF

PRODUCT PREVIEW

D2684, DECEMBER 1982

Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

Dependable Texas Instruments Quality and Reliability

description


These devices contain three independent 3-input NOR gates. They perform the boolean functions $Y = \overline{A+B+C}$ or $Y = \overline{A}\cdot\overline{B}\cdot\overline{C}$ in positive logic.

The SN54HC27 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC27 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

1	NPUT	OUTPUT	
Α	В	Υ	
Н	Х	X	L
×	Н	Х	L
X	Х	н	L
L	L	L	н


logic symbol



SN54HC27 ... J PACKAGE SN74HC27 ... J OR N PACKAGE (TOP VIEW)



SN54HC27 ... FH OR FK PACKAGE SN74HC27 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C			54H	IC27	74H	74HC27	
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tрLн	A, B,		2.0V 4.5V 6.0V	-		100 20 17		150 30 25		125 25 21	ns
t _{PHL}	or C	or Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	113
t _r		· V	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	200
t _f		Y,	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C		Powe	er dissination ca	nacitano	o nor da	to at 25%	•		25	tvo	ρF

TEXAS INSTRUMENTS

TYPES SN54HC30, SN74HC30 8-INPUT POSITIVE-NAND GATES

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic D1Ps
- Dependable Texas Instruments Quality and Reliability

description

These devices contain a single 8-input NAND gate and perform the following boolean functions in positive logic:


$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H}$$

or

$$Y = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E} + \overline{F} + \overline{G} + \overline{H}$$


The SN54HC30 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC30 is characterized for operation from -40°C to 85°C.

logic symbol




Pin numbers shown are for J and N packages.

SN54HC30 . . . J PACKAGE SN74HC30 . . . J OR N PACKAGE (TOP VIEW)



SN54HC30 ... FH OR FK PACKAGE SN74HC30 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

OUTPUT Y
L
н

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				C _L = 50 pF							
PARAMETER FROM	то	CONDITIONS			54HC30		74HC30		UNIT		
			•66	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH} t _{PHL}	A thru H	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r , t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	T	Powe	er dissipation ca	pacitano	e per ga	te at 25°0)		20	typ	pF

PRODUCT PREVIEW

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain four independent 2-input OR gates. They perform the boolean functions Y = A + B or Y = $\overline{A} \cdot \overline{B}$ in positive logic.

The SN54HC32 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC32 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Х	Н
Х	Н	н
L	L	L


logic symbol



SN54HC32 . . . J PACKAGE SN74HC32 . . . J OR N PACKAGE (TOP VIEW)



SN54HC32 . . . FH OR FK PACKAGE SN74HC32 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages

						C	L = 50 p	F		_	
PARAMETER	FROM	то	CONDITIONS				54HC32		74HC32		UNIT
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	А	v	2.0V 4.5V 6.0V			100 20 17		150 30 25	,	125 25 21	
t _{PHL}	or B	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r		V	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	lis
Cpd		Powe	er dissipation ca	pacitano	e per ga	te at 25°C	2		20	typ	pF

TYPES SN54HC36, SN74HC36 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

D2684, DECEMBER 1982


- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input NOR gates. They perform the boolean functions $Y = \overline{A+B}$ or $Y = \overline{A+B}$ in positive logic.

The SN54HC36 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC36 is characterized for operation from -40°C to 85°C.

logic symbol




Pin numbers shown are for J and N packages

SN54HC36 ... J PACKAGE SN74HC36 ... J OR N PACKAGE (TOP VIEW)



SN54HC36 . . . FH OR FK PACKAGE SN74HC36 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

[INP	UTS	OUTPUT
	Α	В	Y
ſ	Н	Х	L
l	Х	Н	L
1	L	L	Н

			TO CONDITIONS			C	L = 50 p	F			
PARAMETER	FROM	TO				54HC36		74HC36		UNIT	
			1 400	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A		2.0V 4.5V 6.0V		-	100 20 17		150 30 25		125 25 21	
t _{PHL}	or B	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
. t _r		v	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		Ť	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Power dissipation capacitance per gate at 25°C								20	typ	pF

D2684 DECEMBER 1982

- Full Decoding of Input Logic
- All Outputs Are Off for Invalid **BCD Conditions**
- Also for Application as 3-Line to 8-Line Decoders
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic decimal decoders consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all inputs remain off for all invalid input conditions.

The SN54HC42 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC42 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

NO.		INP	UTS					C	UTI	PUT	S			
NO.	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	H	H	Н	·Н	Н	Н
1	L	L	L	H	н	L	H	H	H	Н	H	H	H	н
2	L	L	H	L	н	Н	L	Н	H	H	Н	Н	Н	н
3	L	L	Н	Н	н	H	H	L	H	H	H	Н	Н	Н
4	L	Н	L	L	н	Н	Н	Н	L	H	H	H	H	н
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
6	L	н	Н	L	Н	Н	H	H	H	Н	L	Н	H	Н
7	L	Ή	Н	Н	н	Н	Н	H	H	Н	Н	L	Н	Н
8	н	L	L	L	н	Н	Н	н	н	Н	Н	Н	L	H
9	Н	L	L	H	н	H	Н	H	H	н	н	Н	Н	L
	Н	L	H	L	Н	H	Н	H	H	Н	H	Н	H	Н
	Н	Ĺ	H	H	Н	H	H	Н	H	H	H	Н	H	H
INVALID	н	H	L	L	H	н	Н	Н	H	H	H	H	H	H
Ì	н	Н	L	H	н	Н	H	Н	H	H	H	Н	Н	н
_	н	H	н	L	н	Н	Н	Н	H	Н	Н	H	Н	н
	Н	н	н	н	Н	н	Н	н	H	Н	H	Н	Н	Н

SN54HC42 . . . J PACKAGE SN74HC42 . . . J OR N PACKAGE (TOP VIEW)


0 🛮 1	U16	D vcc
1 🛮 2	15	A
2 🔲 3	14	В
3 🛮 4	13	D c
4 🛮 5	12	₽₽
5 🛚 6	11	□ 9
6 🛮 7	10] 8
ND 🛮 8	9	□ 7

SN54HC42 . . . FH OR FK PACKAGE SN74HC42 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1-of-10)

						-	L = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C			54HC42		74HC42		UNIT
			·cc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A,B,	0	2.0V 4.5V 6.0V			150 30 26		225 45 38	-	190 38 32	
t _{PHL}	C, or D	thru 9	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 32	ns
t _r	\$ No. 1	ANY	2.0V 4.5V 6.0V	14 14		75 15 13		110 22 19		95 19 16	71 L
t _f		AINT	2.0V 4.5V 6.0V			75 15 13		110 22 19	-	95 19 16	ns
C _{pd}	Power dissipation capacitance per gate at 25°C 39 typ								typ	pF	

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HC51 provides 2-wide, 2-input, and 2-wide, 3-input AND-OR-INVERT gates. The device performs the following boolean functions:

$$1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$$

 $2Y = \overline{(2A \cdot 2B \cdot) + (2C \cdot 2D)}$

The SN54HC51 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC51 is characterized for operation from -40°C to 85°C.

FUNCTION TABLES

		INP	UTS			OUTPUT
1 A	1 B	1C	1 D	1 E	1F	1Y
Н	Н	Н	X	Х	Х	L
х	Х	Х	н	н	н	L
	Any	other o	ombin	ation		н


	INP	UTS		OUTPUT
2A	2B	2C	2D	2Y
Н	Н	Х	X	L
X	X	н	н	L
А	ny other o	ombinatio	on	н

Pin numbers shown are for J and N packages.

SN54HC51 . . . J PACKAGE SN74HC51 . . . J OR N PACKAGE (TOP VIEW)


1A [1	U ₁₄	□vcc
2A [2	13	1C
2B 🗌	3	12	□1B
2C [4	11]1F
2D [5	10]1E
2Y [6	9	□1D
GND [7	8	□1Y

SN54HC51 . . . FH OR FK PACKAGE SN74HC51 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

			CONDITIONS			C	L = 50 p	F		7 - 7	
PARAMETER	FROM	то			T _A = 25°C			IC51	74HC51		UNIT
			'66	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tрцн	ANIV	V	2.0V 4.5V 6.0V			140 28 24		210 42 36		175 35 30	
^t PHL	ANY	ANY Y	2.0V 4.5V 6.0V			140 28 24		210 42 36		175 35 30	ns
t _r		V	2.0V 4.5V 6.0V		-	75 15 13		110 22 19		95 19 16	
t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	1	Powe	r dissipation ca	pacitano	e per ga	te at 25°C	;		ty	/p	pF

PRODUCT PREVIEW

Texas Instruments

TYPES SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high) data at the D input meeting the setup time requirements are transferred to the outputs on the the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54HC74 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC74 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


	INP	UTS		OUT	PUTS
PRESET	CLEAR	CLOCK	D	Q	ā
L	Н	Х	X	Н	L
н	L	X	X	L	Н
L	L	X	X	H†	H†
н	H,	1	н	Н	L
н	н	Ť	L	L	Н
н	н	L	X	Qo	Q_{o}

†This configuration is nonstable; that is, it will not persist when Preset or Clear returns to its inactive (high) level.

SN54HC74 . . . J PACKAGE SN74HC74 . . . J OR N PACKAGE (TOP VIEW)


1 CLR	1	J14] v _{cc}
1 D 🗌	2	13	2CLR
1CLK	3	12	2D
1PRE	4	11	2CLK
10 🗌	5	10	2PRE
1ā 🗌	6	9	20
GND 🗌	7	8	2 <u>0</u>

SN54HC74 . . . FH OR FK PACKAGE SN74HC74 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC74, SN74HC74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC74			74HC74		UNITS	
	PARAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNITS	
f _{clock}		2.0V 4.5V 6.0V	0	3 16 19		0 0 0		4 20 23	MHz	
	PRE or CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21				
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns	
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21				
	Data	2.0V 4.5V 6.0V	150 30 25			125 25 21				
t _{su}	PRE or CLR inactive	2.0V 4.5V 6.0V	185 37 31			160 32 27		ns		
t _h		2.0V 4.5V 6.0V	0 0 0			0 0 0			ns	

				$C_L = 50 \text{ pF}$	F					
FROM	то		1	T _A = 25°C			C74	74HC74		UNIT
		•cc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2.0V 4.5V 6 .0 V	5 25 29			3 16 19		4 20 23		MHz
PRE	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	
CLR	or Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
CLK	Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	
CLK	Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	ns
	Q or Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
		2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
	PRE or	PRE Q or or CLR Q CLK or Q or	Vcc 2.0V 4.5V 6.0 V	PROM 10 VCC MIN 2.0V 5 4.5V 25 6.0 V 29 PRE Q 4.5V 6.0V CLR Q 4.5V 6.0V CLR Q 4.5V 6.0V CLK or 2.0V Q 4.5V 6.0V Q 4.5V 6.0V CLK or 2.0V Q 4.5V 6.0V CLK or 2.0V Q 4.5V 6.0V CLK 0.0V CL	PROW 10 VCC MIN TYP 2.0V 5 6.0 V 25	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c } \hline \text{FROM} & \textbf{TO} & \hline & \textbf{CONDITIONS} \\ \hline & \textbf{V}_{CC} & \hline & \textbf{MIN} & \textbf{TYP} & \textbf{MAX} & \textbf{MIN} & \textbf{MAX} \\ \hline & & & & & & & & & & & & & & & & & &$	$ \begin{array}{ c c c c c c c c } \hline \text{FROM} & \textbf{TO} & \hline & \textbf{CONDITIONS} \\ \hline \textbf{VCC} & \hline & \textbf{MIN} & \textbf{TYP} & \textbf{MAX} & \textbf{MIN} & \textbf{MAX} & \textbf{MIN} \\ \hline & 2.0V & 25 & 3 & 3 & 4 \\ 4.5V & 25 & 16 & 20 \\ 4.5V & 29 & 19 & 23 \\ \hline \hline & 2.0V & 29 & 46 & 69 \\ \hline & 0r & 0r & 6.0V & 39 & 59 \\ \hline \textbf{CLR} & \overline{\textbf{Q}} & 4.5V & 46 & 69 \\ \hline & 0 & 2.0V & 230 & 345 \\ \hline & 0 & 4.5V & 46 & 69 \\ 6.0V & 39 & 59 \\ \hline & 2.0V & 175 & 250 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 2.0V & 175 & 250 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 30 & 42 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 35 & 50 \\ \hline & 0 & 4.5V & 15 & 22 \\ \hline & 0 & 4.5V & 15 & 22 \\ \hline & 0 & 4.5V & 15 & 110 \\ \hline & 0 & 2.0V & 75 & 110 \\ \hline & 0 & 4.5V & 15 & 22 \\ \hline & 0 & 4.5V & 15 & 22 \\ \hline & 0 & 4.5V & 15 & 22 \\ \hline \end{array} $	$ \begin{array}{ c c c c c c c c c } \hline \text{FROM} & TO & \hline {\textbf{CONDITIONS}} & T_A = 25^{\circ} \mathbb{C} & 54\text{HC74} & 74\text{HC74} \\ \hline & & & & & & & & & & & & & & & & & &$

TYPES SN54HC75, SN74HC75 4-BIT BISTABLE LATCHES

D2684, DECEMBER 1982

- Complementary Q and Q Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

The SN54HC75 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC75 is characterized for operation from -40°C to 85°C.

SN54HC75 . . . J PACKAGE SN74HC75 . . . J OR N PACKAGE (TOP VIEW)


10	U16	10
10 🗆 2	15	20
2D 🔲 3	3 14	20
3C, 4C 🔲	13	1C, 20
Vcc ☐5	12	GND
3D ∏ €	11] 3₫
4D 🔲 7	10] 30
40 ∏8	9	40

For chip carrier information, contact the factory

FUNCTION TABLE (Each Latch)

INP	UTS	OUT	PUTS
D	С	Q	ā
L	Н	L	Н
н	н	н	L
×	L	00	\bar{a}_0

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC75, SN74HC75 4-BIT BISTABLE LATCHES

timing requirements (supplement to recommended operating conditions)

PARAMETER	CONDITIONS	54HC75			74HC75			UNITS
PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
t _w	2.0V 4.5V 6.0V							ns
t _{su}	2.0V 4.5V 6.0V			195 39 33			165 33 28	ns
t _h	2.0V 4.5V 6.0V			90 18 15			75 15 13	ns

1						C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C			54HC75		74HC75		UNIT
			▼CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	2.0V 4.5V 6.0V								ns
t _{pd}	D	Q	2.0V 4.5V 6.0V			190 38 32		285 57 48		240 48 41	ns
t _{pd}	С	Q	2.0V 4.5V 6.0V			145 29 25		220 44 37		181 36 31	ns
t _{pd}	С	Q	2.0V 4.5V 6.0V			145 29 25		220 44 37		181 36 31	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	T	Pow	er dissipation c	apacitan	ce per la	tch at 25	°C		ty	/p	pF

TYPES SN54HC76, SN74HC76 DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear input sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can also perform as toggle flip-flops by tying J and K high.

The SN54HC76 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC76 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (EACH FLIP-FLOP)

		INPUTS			OUT	PUTS
PRE	CLR	CLK	J	K	Q	ā
L	Н	X	X	X	н	L
н	L	X	X	×	L	Н
L	L	X	X	X	H*	Н*
н	Н	1	L	L	α_0	$\bar{\alpha}_0$
н	н	1	н	L	н	L
Н	Н	1	L	н	L	Н
н	Н	1	н	Н	TOG	GLE
Н	Н	Н	Х	Х	α ₀	\bar{a}_0


^{*}This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54HC76 . . . J PACKAGE SN74HC76 . . . J OR N PACKAGE (TOP VIEW)

1 CLK		U16]	1 K
1PRE	□ 2	15]	10
1 CLR	□3	14]	1 Q
1 J	□ 4	13]	GND
Vcc	□ 5	1,2]	2K
2CLK	□6	11]	2Q
2PRE	□ 7	10]	20
2CLR	П8	9	7	2J

For chip carrier information, contact the factory.

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC76, SN74HC76 DUAL J-K FLIP-FLOPS WITH CLEAR AND PRESET

timing requirements (supplement to recommended operating conditions)

	DADAMETER	CONDITIONS		54HC76			74HC76	·	LINUTE
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V	0		3 16 19	0		20 23	MHz
	PRE or CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _{su}	PRE or CLR inactive	2.0V 4.5V 6.0V	185 37 31			160 32 27			ns
t _h		2.0V 4.5V 6.0V	0 0 0			0 0 0			ns

					C	L = 50 բ	F			
FROM	то	CONDITIONS		T _A = 25°	С	54F	IC76	741	IC76	UNIT
1		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
		2.0V 4.5V 6.0 V	5 25 29			3 16 19		4 20 23		MHz
PRE	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	
CLR	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
0.14	Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	
CLK	Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	ns
	Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
	Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
	PRE or	PRE Q or or CLR Q CLK or Q or	Vcc 2.0V 4.5V 6.0 V	PRE Q 4.5V 25 6.0V 29 PRE Q 4.5V 25 6.0V 29 Or or 2.0V 4.5V 6.0V 29 CLR Q 4.5V 6.0V 29 CLK or 2.0V 4.5V 6.0V 20 CLK or 2.0V 4.5V 6.0V 20 Q 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V	PRE Q 4.5V 5.0V 2.9 Or Or CLR Q 4.5V 6.0V 2.0V 7.0V 7.0V 7.0V 7.0V 7.0V 7.0V 7.0V 7	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PRE Q 4.5V 29 230 345 69 79 75 110 CLK or CLK or Q 4.5V Q 30 59 59 6.0V 30 4.5V Q 4.5V	$ \begin{array}{ c c c c c c c c } \hline \text{FROM} & \textbf{TO} & \hline {\textbf{CONDITIONS}} \\ \hline \textbf{V}_{CC} & \hline & \textbf{MIN} & \textbf{TYP} & \textbf{MAX} & \textbf{MIN} & \textbf{MAX} & \textbf{MIN} \\ \hline & 2.0V & 5 & 3 & 4 & 4.5V & 25 & 16 & 20 & 23 & 345 & 23 & 34 & 34 & 345$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

TYPES SN54HC86, SN74HC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

These devices contain four independent 2-input Exclusive-OR gates. They perform the boolean functions $Y = A \oplus B = \overline{A}B + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN54HC86 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC86 is characterized for operation from -40°C to 85°C.

logic symbol




FUNCTION TABLE (each gate)

		_
INP	UTS	OUTPUT
Α	В	Y
L	L	L
L	Н	н
н	L	н
Н	Н	. L

SN54HC86 . . . J PACKAGE SN74HC86 . . . J OR N PACKAGE (TOP VIEW)



SN54HC86 . . . FH OR FK PACKAGE SN74HC86 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages.

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE-OR



These are five equivalent Exclusive-OR symbols valid for an 'HC86 gate in positive logic; negation may be shown at any two ports.

LOGIC IDENTITY ELEMENT



The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

TYPES SN54HC86, SN74HC86 OUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

						C	լ = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С	54H	IC86	74H	IC86	UNIT
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} t _{PHL}	A or B	Υ	2.0V 4.5V 6.0V	-		100 20 17		150 30 25	-	125 25 21	ns
t _r , t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}		Pov	ver dissipation c	apacitar	ice per g	ate at 25	°C		40	typ	pF

TYPES SN54HC107, SN74HC107 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the \overline{CLR} input resets the outputs regardless of the levels of the other inputs. When \overline{CLR} is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54HC107 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC107 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

	INPUTS			OUT	PUTS
CLEAR	CLOCK	J.	K	a	ā
L	X	Х	Х	L	Н
н	Į.	L	L	σο	\bar{a}^0
Н	1 .	Н	L	н	L
н	1	L	Н	L	Н
н	1	Н	Н	TOG	GLE
н	н	\mathbf{X}_{j}	Х	σ0	\overline{a}_0

SN54HC107 . . . J PACKAGE SN74HC107 . . . J OR N PACKAGE (TOP VIEW)


1J 🛮	1	U14	□ vcc
1ā 🛚	2	13	1 CLR
10 🗌	3	12	1CLK
1 K 🗌	4	11	□ 2K
20 🗌	5	10	2CLR
2ā 🗌	6	9	2CLK
GND 🗌	7	8] 2J

SN54HC107 ... FH OR FK PACKAGE SN74HC107 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54HC107, SN74HC107 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR

timing requirements (supplement to recommended operating conditions)

	DADAMETED	CONDITIONS		54HC107	,		74HC107		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V	0 0 0		3 16 19	0 0		4 20 23	MHz
	CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21		-	ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data (J,K)	2.0V 4.5V 6.0V	150 30 25			125 25 21	,		
t _{su}	CLR Inactive	2.0V 4.5V 6.0V	150 30 25			125 25 21		-	ns
t _h		2.0V 4.5V 6.0V	0			0 0 0			ns

						C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS				54HC107		74HC107		UNIT
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} t _{PHL}	CLR	Q, Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
[†] PLH [†] PHL	CLK	Q, Q	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 37	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
Cod	7	Power	dissipation can	acitance	ner Flin	-Flon at	25℃		t	/D	ρF

TYPES SN54HC109, SN74HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J- \overline{K} positive-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and \overline{K} inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and \overline{K} inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding \overline{K} and tying J high. They also can perform as D-type flip-flops if J and \overline{K} are tied together.


The SN54HC109 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC109 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


	IN	PUTS			OUTF	PUTS
PRESET	CLEAR	CLOCK	J	ĸ	Q	ā
L	Н	X	X	×	н	L
н	L	X	X	х	L	Н
L	L	X	X	. X	н•	H*
н	н	†	L	L	L	н
н	н	•	Н	L	TOG	GLE
н	Н	:	L	н	α ₀	\overline{a}_0
н	• н	•	Н	Н	н	L,
н	н	L	X	X	a_0	\bar{a}_0

^{*}This configuration is nonstable; that is, it will not persist when Preset or Clear return to their inactive (high) level.

SN54HC109 . . . J PACKAGE SN74HC109 . . . J OR N PACKAGE (TOP VIEW)




SN54HC109 ... FH OR FK PACKAGE SN74HC109 ... FH OR FN PACKAGE (TOP VIEW)



NC - No Internal connection

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54HC109, SN74HC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

timing requirements (supplement to recommended operating conditions)

	DADAMETED	CONDITIONS		54HC109			74HC109		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V			3 16 19		-	4 20 23	MHz
	PRE or CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data (J,K)	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _{su}	· PRE or CLR inactive	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _h	JEDEC SAID 5 ns	2.0V 4.5V 6.0V	0 0 0			0 0 0		-	ns

						C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS		Γ _A = 25°	С	54H	C109	74H	C109	UNIT
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH}	PRE	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	
t _{PHL}	Or CLR	or Q BAR	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
tpLH	OLK	Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	
t _{PHL}	CLK	or Q BAR	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	ns
t _r		Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		or Q BAR	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}		Power	dissipation cap	acitance	per Flip	-Flop at 2	25°C		35	typ	pF

TYPES SN54HC112, SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

D2684, DECEMBER 1982


- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54HC112 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC112 is characterized for operation from –40°C to 85°C.

SN54HC112 . . . J PACKAGE SN74HC112 . . . J OR N PACKAGE (TOP VIEW)



SN54HC112 . . . FH OR FK PACKAGE SN74HC112 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

	1	OUT	PUTS			
PRE	CLR	CLK	J	K	Q	ā
L	Н	X	X	X	Н	L
Н	L	X	×	X	L	н
L	L	X	×	X	н*	н*
н	н	4	L	L	00	\bar{a}_0
н	н	1	н	L	н	L
н	Н	1	L	н	L	н
н	H	1	н	н	TOG	GLE
Н	Н	Н	X	X	α0	ᾱo

^{*}This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC112, SN74HC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC112			74HC112		UNITS
	PARAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNIIS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
	PRE or CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
$t_{\mathbf{w}}$	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _{su}	PRE or CLR inactive	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
th	-	2.0V 4.5V 6.0V	0 0 0			0			ns

					C	լ = 50 բ	F			
FROM	TO		•	T _A = 25°	С	54H	C112	74H	C112	UNIT
		, vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
		2.0V 4.5V 6.0 V	5 25 29			3 16 19		4 20 23		MHz
PRE	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
CLR	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	115
0.14	Q	2.0V 4.5V 6.0V		-	175 35 30		250 50 42		220 44 37	
CLK	Q ·	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	ns
	Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
	Q Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
	PRE or	PRE Q or or CLR Q CLK or Q or	Vcc 2.0V 4.5V 6.0 V	PRE Q 4.5V 25 6.0V 29 PRE Q 4.5V 25 6.0V 29 Or or 2.0V 4.5V 6.0V 29 CLR Q 4.5V 6.0V 29 CLK or 2.0V 4.5V 6.0V 20 CLK or 2.0V 4.5V 6.0V 20 Q 4.5V 6.0V 20	PRE Q 4.5V 6.0V 29 Or CLR Q 4.5V 6.0V 29 CLR Q 4.5V 6.0V 29 CLK or 2.0V 4.5V 6.0V 20 Q 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 6.0V 4.5V 4.5V 6.0V	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	PRE Q 4.5V 29 230 345 69 59 75 110 CLK or Q 4.5V 3 35 50 6.0V 30 42 20V 4.5V 35 50 6.0V 30 42 20V 30 42 20	$ \begin{array}{ c c c c c c c c c } \hline FROM & TO & \hline {CONDITIONS} \\ \hline V_{CC} & \hline {MIN} & TYP & MAX & MIN & MAX & MIN \\ \hline & & & & & & & & & & & & & & & & & &$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

TYPES SN54HC113, SN74HC113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

D2684, DECEMBER 1982

Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset [PRE] is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54HC113 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC113 is characterized for operation from -40°C to 85°C.

SN54HC113 . . . J PACKAGE SN74HC113 . . . J OR N PACKAGE (TOP VIEW)

1CLK	1	U14	□Vcc
1 K 🗀	2	13	2CLK
1J [3	12] 2K
1 PRE	4	11] 2J
10 [5	10	2PRE
10	6	9] 2Q
GND [7	8	<u> </u> 2ā

SN54HC113 ... FH OR FK PACKAGE SN74HC113 ... FH OR FN PACKAGE (TOP VIEW)




NC — No internal connection

FUNCTION TABLE

	INPUTS	S		OUT	PUTS
PRE	CLK	J	K	Q	ā
L	×	×	×	н	L
н	4	L	L	00	\bar{a}_0
н	· ↓	н	L	н	L
н	1	L	н	L	H
н	‡	н	Н	TOG	GLE
н	н	×	X	ao	\bar{a}_{0}

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC113, SN74HC113 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC113			74HC113		LIMITO
	PANAMEIEN	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
	PRE low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21		-	ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _{su}	PRE inactive	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _h		2.0V 4.5V 6.0V	0 0 0			0 0 0			ns

						C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS		$T_A = 25^\circ$	С	54H	C113	74H	C113	UNIT
			•66	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0 V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH}	PRE	Q or	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	
t _{PHL}	FNE	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
t _{PLH}	CLK	Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	
t _{PHL}	OLK	or Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	ns
t _r		Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		or Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns

TYPES SN54HC114, SN74HC114 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54HC114 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC114 is characterized for operation from -40°C to 85°C .

SN54HC114 . . . J PACKAGE SN74HC114 . . . J OR N PACKAGE (TOP VIEW)

CLR	1	U	14	Vcc
1 K	2		13	CLK
1J	3		12	2K
1 PRE	4		11	2J
10	5		10	2PRE
10	6		9	2Q
GND	7		8	2 <u>0</u>

SN54HC114 ... FH OR FK PACKAGE SN74HC114 ... FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

		OUT	PUTS			
PRE	CLR	CLK	J	К	Q	ā
L	Н	X	X,	X	Ĥ	L
н	L	X	X	X	L	н
L	L	X	X	X	н•	н*
Н	Н	4	L	L	QΟ	āο
н	Н	↓	Н	L	н	L
н	н	+	L	н	L	н
н	Н	↓	Н	н	TOG	GLE
Н	н	н	Х	X	σ0	\bar{a}_0

^{*}This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC114, SN74HC114 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

timing requirements (supplement to recommended operating conditions)

	DADAMETED	CONDITIONS		54HC114			74HC114		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNIIS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
	PRE or CLR	2.0V 4.5V 6.0V	150 30 25			125 25 21			
tw	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _{su}	PRE or CLR inactive	2.0V 4.5V 6.0V	150 30 25	,		125 25 21			ns
t _h		2.0V 4.5V 6.0V	0			0 0 0			ns

			l			C	շ _և = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С	54H	C114	74H	C114	UNIT
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0 V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH}	PRE	Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	
t _{PHL}	Or CLR	or Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
t _{PLH}	O. K	Q	2.0V 4.5V 6.0V			175 35 30	-	250 50 42		220 44 37	
t _{PHL}	CLK	or Q	2.0V 4.5V 6.0V			175 35 30		250 50 42		220 44 37	ns
t _r		Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		or Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns

TYPES SN54HC133, SN74HC133 13-INPUT POSITIVE-NAND GATES

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- **Dependable Texas Instruments Quality** and Reliability

description


These devices contain a single 13-input NAND gate. They perform the boolean functions in positive logic:

$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \cdot I \cdot J \cdot K \cdot L \cdot M} \qquad \text{or}$$

$$Y = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E} + \overline{F} + \overline{G} + \overline{H} + \overline{I} + \overline{J} + \overline{K} + \overline{L} + \overline{M}$$


The SN54HC133 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC133 is characterized for operation from -40°C to 85°C.

logic symbol




Pin numbers shown are for J and N packages.

SN54HC133 . . . J PACKAGE SN74HC133 . . . J OR N PACKAGE (TOP VIEW)



SN54HC133 . . . FH OR FK PACKAGE SN74HC133 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

INPUTS A THRU M	OUTPUT Y
All inputs H	L
One or more inputs L	н

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITIONS	C _L = 50 pF							
				T _A = 25°C			54HC133		74HC133		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH} , t _{PHL}	ANY	Y	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 33	ns
t _r , t _f		Υ	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Power dissipation capacitance at 25℃								typ		pF

PRODUCT PREVIEW

TYPES SN54HC137, SN74HC137, SN54HCT137, SN74HCT137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

D2684, DECEMBER 1982


- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Output Enables to Simplify Cascading
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


The 'HC137 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (\overline{GL}) is low, the 'HC137 acts as a decoder/demultiplexer. When \overline{GL} goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as \overline{GL} remains high. The output enable controls, G1 and $\overline{G2}$, control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if G1 is low or $\overline{G2}$ is high. The 'HC137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

The SN54HC137 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC137 is characterized for operation from -40°C to 85°C .

SN54HC137 . . . J PACKAGE SN74HC137 . . . J OR N PACKAGE (TOP VIEW)




SN54HC137 ... FH OR FK PACKAGE SN74HC137 ... FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

logic symbols (alternatives)



Pin numbers shown are for J and N packages.



TYPES SN54HC137, SN74HC137, SN54HCT137, SN74HCT137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

FUNCTION TABLE

	11	IPU	TS							PUTS				
EN	IABL	.E	SΞ	LE	СТ				ווטכ	-01:	.			
GL	G1	Ğ2	С	В	Α	Y0	Y1	Y 2	٧3	Y4.	Y5	Y6	Υ7	
Х	X	Н	х	Х	Х	н	Н	Н	Н	Н	Н	Н	Н	
х	L	Х	×	Х	Х	н	Н	Н	Н	Н	Н	Н	Н	
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
L	н	L	L	L	н	н	L	Н	н	Н	н	Н	Н	
L	н	Ł	ι	н	ι	н	н	L	Н	н	Н	Н	Н	
L	Н	L	L	н	н	н	Н	Н	L	н	Н	Н	Н	
L	Н	L	н	L	L	Н	Н	Н	Н	L	Н	Н	Н	
L	H	L	Н	L	н	Н	Н	Н	н	н	L	н	Н	
L	н	L	н	н	L	н.	Н	н	Н	н	Н	L	Н	
L	н	L	н	Н	Н	н	Н	н	Н	Н	н	Н	L	
н		L	V	×		Output corresponding to stored								
-	Н	L	^	^	^	add	ress,	L;a	II oti	iers,	н			

timing requirements (supplement to recommended operating conditions)

PARAMETER	CONDITIONS V _{CC}		54HC137 54HCT137			7	UNIT	
	1 .00	MIN	NOM	MAX	MIN	NOM	MAX	UNII
f _{clock}	2.0V 4.5V 6.0V	0 0 0		3 16 19	000		4 20 23	MHz
t _w	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _h	2.0V 4.5V 6.0V							ns

						C _L =	50 pF				
PARAMETER	FROM	то	CONDITIONS V _{CC}	T _A = 25°C			54HC137 54HCT137		74HC137 74HCT137		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29		-	3 16 19		4 20 23		MHz
t _{pd}	A,B,C	Y	2.0V 4.5V 6.0V		1	215 43 37		325 65 55		270 54 46	ns
t _{pd}	G2	Y	2.0V 4.5V 6.0V			205 41 35		310 62 53		255 51 43	ns
t _{pd}	G1	Y	2.0V 4.5V 6.0V			195 39 33		295 59 50		245 49 42	ns
t _{pd}	GL	Υ	2.0V 4.5V 6.0V			210 42 36		315 63 54		265 53 45	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V		-	75 15 13		110 22 19		95 19 16	ns
C _{pd}	T		Power dissipati	on capa	citance a	at 25°C			60	typ	pF

D2684 DECEMBER 1982

- **Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems**
- Incorporates 3 Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'HC138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The conditions at the binary select inputs and the three enable inputs select one of eight input lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The SN54HC138 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC138 is characterized for operation from -40°C to 85°C.

SN54HC138 . . . J PACKAGE SN74HC138 . . . J OR N PACKAGE (TOP VIEW)





SN54HC138 . . . FH OR FK PACKAGE SN74HC138 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols (alternatives)





Pin numbers shown are for J and N packages

TYPES SN54HC138, SN74HC138, SN54HCT138, SN74HCT138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

FUNCTION TABLE

l	ABLE		SELECT NPUTS					оит	PUTS			
G1	G2*	С	В	Α	Y0	Y1	Y2	Υ3	Y4	Y5	Y6	Y7
Х	Н	X	X	Х	Н	Н	Н	Н	Н	Н	Н	н
L	X	X	X	X	Н	н.	Н	H	Н	Н	H	Н
н	L.	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
н	L	L	Ŀ	Н	Н	L	H	Н	Η.	Н	Ή	• н
н	L	L.	Н	L	н	Н	L	Н	Н	Н	Н	Н
Н	L .	L	H	H	н	Н	Н	L	Н	Н	Н	Н
Н	L	Н	L	L	Н,	H	н	H	L.	н	: н	. н
н	L	н	L	Н	Н	Н	Н	Н	H	L	Н	Н
н	L	н	Н	L	н	Н	Н	Н	Н	н	L	н
н	L	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	L

[•]G2 G2A - G2B

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C	լ = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS V _{CC}	T _A = 25°C			54HC138 54HCT138		74HC138 74HCT138		UNIT
		1		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	4187	2.0V 4.5V 6.0V			225 45 38		335 67 57		285 57 48	
t _{PHL}	B, or C	ANY	2.0V 4.5V 6.0V			225 45 38		335 67 57		285 57 48	ns
t _{PLH}			2.0V 4.5V 6.0V			225 45 38		335 67 57		285 57 48	
t _{PHL}	ENAB.	ANY	2.0V 4.5V 6.0V			225 45 38	-	335 67 57		285 57 48	ns
t _r			2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		ANY	2.0V 4.5V 6.0V			75 15 13	-	110 22 19		95 19 16	ns
C _{pd}			Power dissipati	on capa	citance a	at 25°C			40	typ	pF

TEXAS INSTRUMENTS

D2684, DECEMBER 1982

- Designed Specifically for High-Speed Memory **Decoders and Data Transmission Systems**
- Incorporates 2 Enable Inputs to Simplify Cascading and/or Data Reception
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

Dependable Texas Instruments Quality and Reliability


description

The 'HC139 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.


The 'HC139 is comprised of two individual two-line to four-line decoders in a single package. The active-low enable input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN54HC139 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC139 is characterized for operation from -40°C to 85°C.

SN54HC139 . . . J PACKAGE SN74HC139 ... J OR N PACKAGE (TOP VIEW)





SN54HC139 . . . FH OR FK PACKAGE SN74HC139 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols (alternatives)





Pin numbers shown are for J and N packages

continue this product without notice.

TYPES SN54HC139, SN74HC139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

FUNCTION TABLE

INP	UTS		OUTPUTS						
ENABLE	SEL	ECT	0017013						
Ğ	В	Α	,	٧0	Y1	Y2	Υ3		
Н	Х	Х	Π	Н	Н	Η.	Н		
L	L	L		L	Н	Н	Н		
L	L	Н		Н	L	Н	Н		
L	н	L		Н	Н	·L	Н		
L	н	Н		Η.	Н	Н	L		

						C	L = 50 p)F			
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С	54HC139		74HC139		UNIT
			•66	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t _{PLH}	A		2.0V 4.5V 6.0V			225 45 38		335 67 57		285 57 48	
t _{PHL}	or B	Y	2.0V 4.5V 6.0V		-	225 45 38		335 67 57		285 57 48	ns
t _{PLH}	G	.,	2.0V 4.5V 6.0V			225 45 38		335 67 57		285 57 48	
t _{PHL}	G	Y	2.0V 4.5V 6.0V		-	225 45 38		335 67 57		285 57 48	ns
t _r			2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	
t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}			Power dissipati	on capa	citance a	at 25°C			26	typ	pF

D2684, DECEMBER 1982

- 3-Line to 1-Line Multiplexers Can Perform As: **Boolean Function Generators** Parallel-to-Serial Converters **Data Source Selectors**
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic data selectors/multiplexers provide full binary decoding to select one of eight data sources. The strobe input (G) must be at a low logic level to enable the inputs. A high level at the strobe terminal forces the Woutput high and the Youtput low.

The SN54HC151 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC151 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

		INP	UTS	оит	PUTS
	SELEC.	T	STROBE	v	w
С	В	Α	G	'	••
X	Х	Х	Н	L	I
L	· L	L	L	DO	DO
L	L	Н	L	D1	D1
L	Н	L	Ĺ	D2	D2
L	Н	н	L	D3	D3
н	L	L	L	D4	D4
н	L	Н	L	D5	D5
Н	н	L	L	D6	D6
н	Н	Н	L	D7	D7


high level. L low level. X

DO. D1 . . . D7 the level of the D respective input

SN54HC151 . . . J PACKAGE SN74HC151 . . . J OR N PACKAGE (TOP VIEW)


D3[1	U_{16}	v_{cc}
D2[2	15	D4
D1 [3	14	D5
DO[4	13	D6
ΥC	5	12	D7
w[6	11	Α
G	7	10	В
GND [8	9	С

SN54HC151 . . . FH OR FK PACKAGE SN74HC151 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC151, SN74HC151 DATA SELECTORS/MULTIPLEXERS

PARAMETER	FROM	то	CONDITI	ONS		TA = 25°	С	54H	C151	74H	C151	UNIT
PANAMETER	FNOM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{РLН} , t _{РНL}	A, B, or C	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			205 290 41 58 35 50		310 440 62 88 53 75		255 360 51 72 43 62	ns
tpLH, tpHL	A, B, or C	w	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			205 290 41 58 35 50		310 440 62 88 53 75	4-	255 360 51 72 43 62	ns
t _{РLН} , t _{РНL}	ANY D	Υ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			170 225 34 51 29 44		255 385 51 77 44 66		213 318 43 64 36 55	ns
ŧр∟н, tрнL	ANY D	w	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			170 225 34 51 29 44		255 385 51 77 44 66		213 318 43 64 36 55	ns
t _{РLН} , t _{РНL}	G	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			135 220 27 44 23 38		205 335 41 67 35 57		169 274 34 55 29 48	ns
t _{РLН} , t _{РНL}	G	w	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			135 220 27 44 23 38	·	205 335 41 67 35 57		169 274 34 55 29 48	ns
t _r , t _f			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}			Power o	dissipatio	n capaci	tance at	25℃			100	typ	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC152, SN74HC152 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

D2684, DECEMBER 1982

- Selects One-of-Eight Data Sources
- Performs Parallel-to-Serial Conversion
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These monolithic data selectors/multiplexers contain full on-chip binary decoding to select the desired one-of-eight data sources.

The SN54HC152 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC152 is characterized for operation from -40°C to 85°C.

SN54HC152 . . . J PACKAGE SN74HC152 . . . J OR N PACKAGE (TOP VIEW)



SN54HC152 . . . FH OR FK PACKAGE SN74HC152 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

1 -	ELE(OUTPUT W
С	В	Α	**
L	L	L	DO
L	L	н	D1
L	Н	L	D2
L	Н	н	D3
Н	L	L	D4
Н	L	н	D5
н	Н	L	D6
н	н	н	D7

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC152, SN74HC152 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

PARAMETER	FROM	то	CONDITI	ONS		TA = 25°	С	54H	C152	74HC152		UNIT
FANAMETEN	FROM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH} , t _{PHL}	A, B, or C	w	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			170 225 34 51 29 44		255 385 51 77 44 66		213 318 43 64 36 55	ns
t _{РLН} , t _{РНL}	ANY D	w	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			130 215 26 43 22 37		195 325 39 65 33 55		163 268 33 54 28 47	ns
t _r , t _f			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53	-	75 265 15 53 13 45	ns
C _{pd}			Power dissip	ation cap	pacitance	per lato	h at 25°C	;		100	typ	pF

D2684, DECEMBER 1982

- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N lines to n lines)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic **DIPs**
- Dependable Texas Instruments Quality and Reliability

description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate strobe inputs (G) are provided for each of the two four-line sections.


The SN54HC153 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC153 is characterized for operation from -40°C to 85°C

FUNCTION TABLE


SEL		C	DATA	NPUTS	3	STROBE	оитрит
В	Α	CO	C1	C2	С3	G	Υ
×	×	х	X	X	X	н	L
L	L	L	X	X	×	L	L
L	L	н	X	X	×	L	н
L	н	×	L	×	×	L	L
L	н	×	н	X	×	L	н
н	L	×	X	L	×	L	L
н	L	×	X	н	×	L	н
н	н	×	×	X	L	L	L
н	н	×	X	X	Н	L	н -

Select inputs A and B are common to both sections

SN54HC153 . . . J PACKAGE SN74HC153 . . . J OR N PACKAGE (TOP VIEW)




SN54HC153 . . . FH OR FK PACKAGE SN74HC153 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

PARAMETER	FROM	то	CONDITI	ONS		Γ _A = 25°	C		C153		C153	UNIT
PANAMETEN	FNOW	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
tрLН	A	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	
t _{PHL}	В		50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	ns
[†] PLH	DATA	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	
[†] PHL	(ANYC)	*	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	ns
tрLН	G	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			100 185 20 37 17 32		150 280 30 56 26 48		125 230 25 46 21 40	ns
t _{PHL}	ď	T	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			100 185 20 37 17 32		150 280 30 56 26 48		125 230 25 46 21 40	
t _r		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	-		60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		T	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
Cpď			Power dissip				. 0500				/p	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC157, SN54HC158, SN74HC157, SN74HC158 **QUADRUPLE 2-LINE TO 1-LINE** DATA SELECTORS/MULTIPLEXERS

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These monolithic data selectors/multiplexers contain inverters and drivers to supply full data selection to the four output gates. A separate strobe input (G) is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The 'HC157 presents true data whereas the 'HC158 presents inverted data.

The SN54HC157 and SN54HC158 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC157 and SN74HC158 are characterized for operation from -40°C to 85°C.


FUNCTION TABLE

	INPU	TS		OUTF	PUT Y		
	051507	DA	TA				
STROBE G	Ā/B	A	В	'HC157	'HC158		
Н	Х	Х	X	L	Н		
L	L	L	×	L	н		
L	L	н	×	н	L		
L	н	×	L	L,	н		
L	н	×	н	Н	L		

SN54HC157, SN54HC158 . . . J PACKAGE SN74HC157, SN74HC158 . . . J OR N PACKAGE (TOP VIEW)





SN54HC157, SN54HC158 . . . FH OR FK PACKAGE SN74HC157, SN74HC158 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols





Pin numbers shown are for J and N packages

TYPES SN54HC157, SN54HC158, SN74HC157, SN74HC158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

'HC157 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITI	ONS		Γ _A = 25°	C		C157		C157	UNIT
FANAMETER	FROM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONI
tрLН	A	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	
t _{PHL}	or B		50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	ns
tpLH	- Ā/B	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			125 210 25 42 21 36		190 320 38 64 32 54		155 260 31 52 26 45	
t _{PHL}	A/B		50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			125 210 25 42 21 36		190 320 38 64 32 54		155 260 31 52 26 45	ns
[†] PLH	- G	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	
t _{PHL}	G	ľ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	. ns
t _r		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	-		60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		T	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}			Power dissip	ation cap	acitance	per MU	X, at 25°0			ty	/p	pF

TYPES SN54HC157, SN54HC158, SN74HC157, SN74HC158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

DADAMETER	FDOM		CONDITI	ONS		T _A = 25°	С	54H	C158	74H	C158	UNIT
PARAMETER	FROM	то	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	A		50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18		160 290 32 58 27 49		130 235 26 47 22 41	
t _{РНL}	or B	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	ns
^t PLH	Ā/B	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			110 195 22 39 19 34		165 295 33 59 28 50		140 245 28 49 24 43	
t _{PHL}	A/B	,	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			110 195 22 39 19 34		165 295 33 59 28 50		140 245 28 49 24 43	ns
t _{PLH}	G	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	ns
t _{PHL}	d	T	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	115
t _r		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 1 8 63 15 53		75 265 15 53 13 45	ns
t _f		T	50 pF 150 pF 50 pF 150 pF 50 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	115
Cod			Power dissip	ation car	pacitance	per MU	X, at 25%	3		t	yp	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC160 THRU SN54HC163. SN74HC160 THRU SN74HC163 SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

D2684, DECEMBER 1982


- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 'HC160 and 'HC162 are decade counters, and the 'HC161 and 'HC163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

SN54HC'... J PACKAGE SN74HC'... J or N PACKAGE (TOP VIEW)



SN54HC' . . . FH or FK PACKAGE SN74HC' . . . FH or FN PACKAGE (TOP VIEW)



NC - no internal connection

The clear function for the 'HC160 and 'HC161 is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs.

The clear function for the 'HC162 and 'HC163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL).


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (ENP and ENT) must be high to count, and ENT is fed forward to enable the ripple carry output. The ripple carry output (RCO) thus enabled will produce a high-level pulse while the count is maximum (9 or 15 with QA high). This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT are allowed regardless of the level of the clock input.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or TOAD) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


The SN54HC160 through SN54HC163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC160 through SN74HC163 are characterized for operation from -40°C to 85°C.

logic symbols


HC160 DECADE COUNTER WITH DIRECT CLEAR




'HC161 BINARY COUNTER WITH DIRECT CLEAR



HC162 DECADE COUNTER WITH SYNCHRONOUS CLEAR



'HC163 BINARY COUNTER WITH SYNCHRONOUS CLEAR




Pin numbers shown are for J and N packages

TYPES SN54HC160, SN54HC162, SN74HC160, SN74HC162 SYNCHRONOUS 4-BIT DECADE COUNTERS

'160 and '162 output sequence

Illustrated below is the following sequence:

- Clear outputs to zero (SN54HC160 and SN74HC160 are asynchronous; SN54HC162 and SN74HC162 are synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit




TYPES SN54HC161, SN54HC163, SN74HC161, SN74HC163 SYNCHRONOUS 4-BIT BINARY COUNTERS

'161 and '163 output sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero (SN54HC161 and SN74HC161 are asynchronous; SN54HC163 and SN74HC163 are synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen, zero, one, and two
- 4. Inhibit



timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC160 54HC161			74HC160 74HC161		UNIT
		vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNI
f _{clock}		2.0V 4.5V 6.0V	0 0 0		3 16 19	000		4 20 23	MHz
	CLK high or low	2.0V 4.5V 6.0V	150 30 25		-	125 25 21			
t _w	CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21	-		ns
	A, B, C, or D	2.0V 4.5V 6.0V	225 45 38			190 38 37			
	ENP, ENT	2.0V 4.5V 6.0V	255 51 43			215 43 37			
t _{su}	CLR Inactive	2.0V 4.5V 6.0V	190 38 32			155 31 26			ns
	LOAD low	2.0V 4.5V 6.0V	205 41 35			170 34 29			
th		2.0V 4.5V 6.0V	0			0 0 0			ns

						C	լ = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS		r _A = 25°	С		C160 C161		C160 C161	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	270 54 46 255 51 43 245 49 42 265 53	1
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} , t _{PHL}	CLK	RCO	2.0V 4.5V 6.0V			215 43 37		325 65 55		54	ns
t _{PLH} , t _{PHL}	CLK	ANY Q	2.0V 4.5V 6.0V			205 41 35		310 62 53		51	ns
t _{PLH} , t _{PHL}	ENT	RCO	2.0V 4.5V 6.0V			195 39 33		295 59 50		49	ns
t _{PHL}	CLR	ANY Q	2.0V 4.5V 6.0V			210 42 36	-	315 63 54			ns
t _{PHL}	CLR	RCO	2.0V 4.5V 6.0V			220 44 37		330 66 56		275 55 47	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Ī		Power dissipat	ion capa	citance a	at 25℃			60	typ	pF

timing requirements (supplement to recommended operating conditions)


	PARAMETER	CONDITIONS		54HC162 54HC163			74HC162 74HC163		
		• • • • • • • • • • • • • • • • • • • •	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
f _{clock}		2.0V 4.5V 6.0V	0 0 0		3 16 19	0 0 0		4 20 23	MHz
t _w	CLK high or low	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	A, B, C, or D	2.0V 4.5V 6.0V	225 45 38			190 38 32			
	ENP, ENT	2.0V 4.5V 6.0V	255 51 43			215 43 37			
t _{su}	CLR low	2.0V 4.5V 6.0V	240 48 41			200 40 34			ns
	CLR high (Inactive)	2.0V 4.5V 6.0V	240 48 41			200 40 34			
	LOAD low	2.0V 4.5V 6.0V	205 41 35			170 34 29			-
th		2.0V 4.5V 6.0V	0			0 0			ns

			CONDITIONS			-	լ = 50 բ	F			
PARAMETER	FROM	то		T _A = 25°C			54HC162 54HC163		74HC162 74HC163		UNIT
			1	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} , t _{PHL}	CLK	RCO	2.0V 4.5V 6.0V			215 43 37		325 65 55		270 54 46	ns
t _{PLH} , t _{PHL}	CLK	ANY Q	2.0V 4.5V 6.0V			205 41 35		310 62 53		255 51 43	ns
t _{PLH} , t _{PHL}	ENT	RCO	2.0V 4.5V 6.0V			195 39 33		295 59 50		245 49 42	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	1		Power dissipati	on capa	citance a	at 25°C			60	typ	pF

TYPICAL APPLICATION DATA

N-BIT SYNCHRONOUS COUNTERS

This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The 'HC160 and 'HC162 will count in BCD, and the 'HC161 and 'HC163 will count in binary. Virtually any count mode (modulo-N, N₁-to-N₂, N₁-to-maximum) can be used with this fast look-ahead circuit.



TEXAS INSTRUMENTS

D2684, DECEMBER 1982

- AND-Gated (Enable/ Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock input.

The SN54HC164 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC164 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


	INPUTS			OUTPUTS				
CLEAR	CLOCK	Α	В	QA	QB.	QH		
L	Х	Х	Х	L	L	L		
н	L	×	X	QAO	Q_{BO}	QHO		
н	1	Н	Н	н	Q_{An}	Q_{Gn}		
н	1	L	X	L	q_{An}	Q_{Gn}		
н	1	Х	L	L	Q_{An}	Q_{Gn}		

- H high level (steady state), L low level (steady state)
- X irrelevant (any input, including transitions)
- transition from low to high level


 $\alpha_{A0},\,\alpha_{B0},\,\alpha_{H0} \qquad \text{the level of } \alpha_{A},\,\alpha_{B},\,\text{or }\alpha_{H},\,\text{respectively},\,\text{before the indicated steady state input conditions were established}.$

 Ω_{An} , Ω_{Gn} — the level of Ω_{A} or Ω_{G} before the most recent * transition of the clock, indicates a one bit shift

SN54HC164 . . . J PACKAGE SN74HC164 . . . J OR N PACKAGE (TOP VIEW)




SN54HC164 ... FH OR FK PACKAGE SN74HC164 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol




Pin numbers shown are for J and N packages.

TYPES SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

			CONDITIONS	$C_L = 50 \text{ pF}$							
PARAMETER	FROM	то	CONDITIONS	7	Γ _A = 25°	С	54HC164		74HC164		UNIT
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PHL}	CLR	ANY Q	2.0V 4.5V 6.0V			230 46 39		345 69 59		290 58 49	ns
t _{PLH} , t _{PHL}	CLK	ANY Q	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	ns
t _r , t _f		Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}		Powe	er dissipation ca	pacitano	e per de	evice at 2	5℃		140) typ	pF

TYPES SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS



timing requirements (supplement to recommended operating conditions)

		CONDITIONS		54HC164			74HC164		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V	0 0 0		3 16 19	0 0 0		4 20 23	MHz
	CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	CLR Inactive	2.0V 4.5V 6.0V	150 30 25			125 25 21			115
t _h		2.0V 4.5V 6.0V	5 5 5			5 5 5			ns

HIGH-SPEED CMOS LOGIC

TYPES SN54HC165, SN74HC165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

D2684, DECEMBER 1982

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HC165 is an 8-bit serial shift register that, when clocked, shifts the data toward serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the SH/\overline{LD} input. The 'HC165 also features a clock inhibit function and a complementary serial output Q_H .

Clocking is accomplished by a low-to-high transition of the CLK input while $SH/L\overline{D}$ is held high and CLK INH is held low. The functions of the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLK INH will also accomplish clocking, CLK INH should be changed to the high level only while the CLK input is high. Parallel loading is inhibited when $SH/L\overline{D}$ is held high. The parallel inputs to the register are enabled while $SH/L\overline{D}$ is low independently of the levels of CLK CLK INH, or SER inputs.


The SN54HC165 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC165 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE


11	NPUTS	3	
SH/LD	CLK	CLK	FUNCTION
L	X	Х	PARALLEL LOAD
н	н	×	NO CHANGE
н	×	н	NO CHANGE
Н	L	1	SHIFT
н	1	L	SHIFT

 $SHIFT-content \ \ of \ \ each \ \ internal\ \ register shifts toward serial output <math display="inline">\Omega_{H}.$ Data at serial input is shifted into first register.

SN54HC165 . . . J PACKAGE SN74HC165 . . . J OR N PACKAGE (TOP VIEW)




SN54HC165 ... FH OR FK PACKAGE SN74HC165 ... FH OR FN PACKAGE (TOP VIEW)




NC — No internal connection

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54HC165, SN74HC165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS



timing requirements (supplement to recommended operating conditions)

- Canada	DADAMETED	CONDITIONS		54HC165			74HC165		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
	SH/LD low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	SH/LD high bef. CLKt	2.0V 4.5V 6.0V	120 24 20			100 20 17			
	SER before CLKf	2.0V 4.5V 6.0V	60 12 10			50 10 9			
t _{su}	CLK INH bef. CLKt	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	Data before SH/LD↑	2.0V 4.5V 6.0V	60 12 10			50 10 9			
	SER data after CLK†	2.0V 4.5V 6.0V	0			0 0			
th	Par. data after SH/LD↑	2.0V 4.5V 6.0V	0 0 0			0			ns

TYPES SN54HC165, SN74HC165 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

							L = 50 բ	F			
PARAMETER	FROM	то	CONDITIONS		TA = 25°	С	54H	C165	74H	C165	UNIT
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19	*	4 20 23		MHz
t _{РLН} , t _{РНL}	SH/LD	QH	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 32	ns
t _{PLH} , t _{PHL}	SH/LD	Qн	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 32	ns
t _{PLH} , t _{PHL}	011/	QH	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 32	ns
t _{PLH} , t _{PHL}	CLK	Qн	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 32	ns
t _{PLH} , t _{PHL}	Н	QH	2.0V 4.5V 6.0V			130 26 22		195 39 33	-	165 33 28	ns
t _{PLH} , t _{PHL}		Qн	2.0V 4.5V 6.0V			130 26 22		195 39 33		165 33 28	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	1		Power dissipati	ion capa	citance a	at 25℃			29	tvo	ρF

D2684, DECEMBER 1982

- Synchronous Load
- Direct Overriding Clear
- Parallel to Serial Conversion
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


The 'HC166 parallel-in or serial-in, serial-out registers feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a twoinput positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the clock input. The clock-inhibit input should be changed to the high level only when the clock input is high. A direct clear input overrides all other inputs, including the clock, and sets all flipflops to zero.

The SN54HC166 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC166 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

		IN	PUTS			INTE	RNAL	ОИТРИТ
CLEAR	SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUT	PUTS	
CLEAN	LOAD	INHIBIT	CLUCK	SENIAL	A H	QA	αB	αH
L	X	X	×	Х	×	L	L	L
н	×	L	L	×	×	QAO	Q _{B0}	QHO
н	L	L	1	×	a h	a	b	h
н	н	L.	1	н	×	н	Q_{An}	Q_{Gn}
н	н	L	1	L	×	L	Q_{An}	Q_{Gn}
Н	×	Н	t	X.	×	Q _{A0}	Q_{B0}	QH0

SN54HC166 . . . J PACKAGE SN74HC166 . . . J OR N PACKAGE (TOP VIEW)




SN54HC166 . . . FH OR FK PACKAGE SN74HC166 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC166, SN74HC166 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

typical clear, shift, load, inhibit, and shift sequences



timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC166	<u> </u>		74HC166		LINITO
	PANAMETEN	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V	0 0 0		3 16 19	0 0 0		4 20 23	MHz
	CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	SH/LD low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
· t _w	CLK high	2.0V 4.5V 6.0V	225 45 38			190 38 32			ns
	CLK low-	2.0V 4.5V 6.0V	255 51 43			215 43 37			
	SH/LD high	2.0V 4.5V 6.0V	190 38 32			155 31 26			
	SER	2.0V 4.5V 6.0V	205 41 35			170 34 29			
t _{su}	CLK INH	2.0V 4.5V 6.0V	0 0 0	-		0 0 0			ns
	Data			-					
	CLR inactive	4.5V 6.0V	51 43			43 37			
t _h		2.0V 4.5V 6.0V	190 38 32			155 31 26			ns

TYPES SN54HC166, SN74HC166 PARALLEL-LOAD 8-BIT SHIFT REGISTERS

				C _L = 50 pF								
PARAMETER	FROM	то	CONDITIONS		Γ _A = 25°	С	54H	C166	74H	C166	UNIT	
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz	
tpHL	CLR	QH	2.0V 4.5V 6.0V			215 43 37		325 65 55		270 54 46	ns	
t _{PD}	CLR	QH	2.0V 4.5V 6.0V			205 41 35		310 62 53		255 51 43	ns	
t _{PD}	SH/LD	QH	2.0V 4.5V 6.0V			195 39 33		295 59 50		245 49 42	ns	
t _{PD}	н	QH	2.0V 4.5V 6.0V			210 42 36		315 63 54		265 53 45	ns	
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns	
C _{pd}	1		Power dissipat	ion capa	citance a	at 25℃			60	typ	pF	

HIGH-SPEED CMOS LOGIC

TYPES SN54HC174, SN54HC175, SN74HC174, SN74HC175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

D2684, DECEMBER 1982

- 'HC174 Contains Six Flip-Flops with Single-Rail Outputs
- 'HC175 Contains Four Flip-Flops with Double-Rail Outputs
- Applications Include:
 Buffer/Storage Registers
 Shift Registers
 Pattern Generators
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic, positive-edge-triggered D-type flip-flops have a direct clear input and the 'HC175 features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54HC174 and SN54HC175 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC174 and SN74HC175 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE (EACH FLIP-FLOP)


ı	NPUTS	3	OUT	PUTS
CLR	CLK	D	Q	۵†
L	Х	х	L	Н
н	1	н	н	L
н	1	L	L	н
н	L	Х	Qn	Ō٥

t'HC175 only

SN54HC174 . . . J PACKAGE SN74HC174 . . . J OR N PACKAGE (TOP VIEW)




SN54HC174 ... FH OR FK PACKAGE SN74HC174 ... FH OR FN PACKAGE (TOP VIEW)



SN54HC175 . . . J PACKAGE SN74HC175 . . . J OR N PACKAGE (TOP VIEW)

CLR	1	U16	□vcc
10	2	15	□4Q
1Q [3	14	_]4Q
1D	4	13] 4D
2D 🗌	5	12	□3D
2Q [6	11	ЗQ
2Q 🗌	7	10]3Q
GND	8	9	CLK


SN54HC175 . . . FH OR FK PACKAGE SN74HC175 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

TYPES SN54HC174, SN54HC175, SN74HC174, SN74HC175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

logic symbols



Pin numbers shown are for J and N packages.



timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC174 54HC175			74HC174 74HC175		UNIT
		·cc	MIN	NOM	MAX	MIN	NOM	MAX	UNII
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
	CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns	
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 30/25 21	o for the 'I	HC175	
	DATA	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _{su}	CLR Inactive	2.0V 4.5V 6.0V	60 12 10			50 10 9			ns
t _h		2.0V 4.5V 6.0V	0 0 0			0 0 0			ns

				C _L = 50 pF								
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C			54H	C174	74HC174		UNIT	
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz	
t _{PLH} , t _{PHL}	CLR	Q	2.0V 4.5V 6.0V			160 32 27		240 48 41		200 40 34	ns	
t _{PLH} , t _{PHL}	CLK	Q	2.0V 4.5V 6.0V			160 32 27		240 48 41		200 40 34	ns	
t _r , t _f		Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		90 19 16	ns	
C _{pd}		Powe	r dissipation cap	acitance	per flip	-flop at 2	5°C		27	typ	pF	

TYPES SN54HC174, SN54HC175, SN74HC174, SN74HC175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

						C	L = 50 p	F			
PARAMETER	FROM	TO	CONDITIONS V _{CC}				54HC175		74HC175		UNIT
			•00	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} , t _{PHL}	CLR	Q, Q	2.0V 4.5V 6.0V	170 34 29			255 51 43		215 43 37		ns
t _{PLH} , t _{PHL}	CLK	Q, Q	2.0V 4.5V 6.0V	150 30 26			255 45 38		190 38 32		ns
t _r , t _f		Q, Q	2.0V 4.5V 6.0V			75 15 13		110 22 19		90 19 16	ns
C _{pd}	T	Power	dissipation cap	pacitance	e per flip-	-flop at 2	5℃		30	typ	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC190, SN54HC191, SN74HC190, SN74HC191 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

D2684, DECEMBER 1982


- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presettable with Load Control
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


The 'HC190 and 'HC191 are synchronous, reversible up/down counters. The 'HC190 is a 4-bit decade counter and the 'HC191 is a 4-bit binary counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input (CTEN) is low. A high at $\overline{\text{CTEN}}$ inhibits counting. The direction of the count is determined by the level of the down/up (D/Ū) input. When D/Ū is low, the counter counts up and when D/Ū is high, it counts down.

SN54HC190, SN54HC191 . . . J PACKAGE SN74HC190, SN74HC191 . . . J OR N PACKAGE (TOP VIEW)



SN54HC190, SN54HC191 . . . FH OR FK PACKAGE SN74HC190, SN74HC191 . . . FH OR FN PACKAGE (TOP VIEW)



NC — No internal connection


These counters feature a fully independent clock circuit. Changes at the control inputs ($\overline{\text{CTEN}}$ and D/\overline{U}) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, the outputs may each be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9 or 15) counting up. The ripple clock output produces a low-level output pulse under those same conditions but only while the clock input is low. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.

The SN54HC190 and SN54HC191 are characterized for operation over the full military temperature range of -55° C to 125°C. The SN74HC190 and SN74HC191 are characterized for operation from -40° C to 85°C.


TYPES SN54HC190, SN54HC191, SN74HC190, SN74HC191 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS




typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.




TYPES SN54HC190, SN54HC191, SN74HC190, SN74HC191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS



typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen.



TYPES SN54HC190, SN54HC191, SN74HC190, SN74HC191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

	T			C _L = 50 pF								
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С		C190 C191		C190 C191	UNIT	
			"	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			2.0V 4.5V 6.0V	4 21 24		:	2.5 13 16		3 16 19		MHz	
t _{PLH} , t _{PHL}	LOAD	ANY Q	2.0V 4.5V 6.0V			264 53 45		396 79 67		330 66 56	ns	
t _{PLH} , t _{PHL}	A,B, C,D	ANY Q	2.0V 4.5V 6.0V			240 48 41		360 72 61		300 60 51	ns	
t _{PLH} , t _{PHL}	CLK	RCO	2.0V 4.5V 6.0V			120 24 21		180 36 31		150 30 26	ns	
t _{PLH} , t _{PHL}	CLK	ANY Q	2.0V 4.5V 6.0V			192 38 32	·	288 58 49		240 48 41	ns	
t _{PLH} , t _{PHL}	CLK	MAX/ MIN	2.0V 4.5V 6.0V			252 50 43		378 76 65		315 63 54	ns	
t _{PLH} , t _{PHL}	D/Ū	RCO	2.0V 4.5V 6.0V			228 46 38		342 68 59		285 57 49	ns	
t _{PLH} , t _{PHL}	D/Ū	MAX/ MIN	2.0V 4.5V 6.0V			192 38 32		288 58 49		240 48 41	ns	
t _{РLH} , t _{РHL}	CTEN	RCO	2.0V 4.5V 6.0V			132 26 23		198 40 34		165 33 28	ns	
t _r , t _f		ANY	2.0V 4.5V 6.0V			90 18 16		132 26 23		110 22 19	ns	
C _{pd}				70	typ	pF						

TYPES SN54HC190, SN54HC191, SN74HC190, SN74HC191 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC190 54HC191			74HC190 74HC191		UNIT
		1	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
f _{cleck}	-	2.0V 4.5V 6.0V	0		2.5 13 16	0 0		3 16 19	MHz
	LOAD low	2.0V 4.5V 6.0V	180 36 31			150 30 26			
t _w	CLK high	2.0V 4.5V 6.0V	180 36 31			150 30 26			ns
	CLK low	2.0V 4.5V 6.0V	180 36 31			150 30 26			
Data before LC	Data before LOAD	2.0V 4.5V 6.0V	256 46 38			188 38 32			
	CTEN before CLK	2.0V 4.5V 6.0V	306 61 53			255 51 44			
t _{su}	D/Ū before CLK	2.0V 4.5V 6.0V	306 61 53			255 51 44			ns
	LOAD inactive	2.0V 4.5V 6.0V	256 46 38			188 38 32			
	Data after LOAD	2.0 4.5V 6.0V	5 5 5			5 5 5			
t _h CTEN after CLM	CTEN after CLK	2.0V 4.5V 6.0V	5 5 5			5 5 5			ns
	D/Ū after CLK	2.0V 4.5V 6.0V	5 5 5			5 5 5			

HIGH-SPEED CMOS LOGIC

TYPES SN54HC192, SN54HC193, SN74HC192, SN74HC193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

D2684, DECEMBER 1982

- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

The 'HC192 and 'HC193 are synchronous, reversible up/down counters. The 'HC192 is a 4-bit decade counter and the 'HC193 is a 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.


The outputs of the four flip-flops are triggered by a low-to-highlevel transition of either count (clock) input (Up or Down). The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

SN54HC192, SN54HC193 . . . J PACKAGE SN74HC192, SN74HC193 . . . J OR N PACKAGE (TOP VIEW)



SN54HC192, SN54HC193 . . . FH OR FK PACKAGE SN74HC192, SN74HC193 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

A clear input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and the load inputs.

These counters were designed to be cascaded without the need for external circuitry. The borrow output (\overline{BO}) produces a low-level pulse while the count is zero (all outputs low) and the count-down is low. Similarly, the carry output (\overline{CO}) produces a low-level pulse while the count is maximum (9 or 15) and the count-up input is low. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs, respectively, of the succeeding counter.

The SN54HC192 and SN54HC193 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC192 and SN74HC193 are characterized for operation from -40°C to 85°C.


TYPES SN54HC192, SN54HC193, SN74HC192, SN74HC193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)



typical clear, load, and count sequences

Illustrated below is the following:


- 1. Clear outputs to zero.
- 2. Load (preset) BCD seven.
- 3. Count up to eight, nine, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES: A. Clear overrides load, data, and count inputs

B. When counting up, count-down input must be high; when counting down, count-up input must be high


TYPES SN54HC192, SN54HC193, SN74HC192, SN74HC193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)



typical clear, load, and count sequences

Illustrated below is the following:

- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one, and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.

TYPES SN54HC192, SN54HC193, SN74HC192, SN74HC193 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC192 54HC193			74HC192 74HC193		UNIT
		•66	MIN	NOM	MAX	MIN	NOM	MAX	UNII
f _{clock}		2.0V 4.5V 6.0V	0	-	2.5 13 16	0 0 0		3 16 19	MHz
	CLR high	2.0V 4.5V 6.0V	180 36 31			150 30 26			
	LOAD low	2.0V 4.5V 6.0V	180 36 31			150 30 26			
t _w	UP or DOWN high	2.0V 4.5V 6.0V	180 36 31			150 30 26			ns
	UP or DOWN low	2.0V 4.5V 6.0V	180 36 31			150 30 26			
	Data before LOAD	2.0V 4.5V 6.0V	226 46 38			188 38 32			
t _{su}	CLR inactive	2.0V 4.5V 6.0V	226 46 38			188 38 32			ns
	LOAD inactive	2.0V 4.5V 6.0V	226 46 38			188 38 32			
	Data after LOAD	2.0 4.5V 6.0V	5 5 5			5 5 5			
th	DOWN high after UP	2.0V 4.5V 6.0V	5 5 5			5 5 5			ns
		2.0V 4.5V 6.0V	5 5 5			5 5 5			

						C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С	54HC192 54HC193		74HC192 74HC193		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	ľ
f _{max}			2.0V 4.5V 6.0V	4 21 24			2.5 13 16		3 16 19		MHz
t _{PLH} , t _{PHL}	UP	co	2.0V 4.5V 6.0V			132 26 23		198 40 34		165 33 28	ns
t _{PLH} , t _{PHL}	DOWN	BO	2.0V 4.5V 6.0V			132 26 23		198 40 34		165 33 28	ns
tp_н. tpHL	UP or DOWN	ANY Q	2.0V 4.5V 6.0V			204 41 35		306 61 52		255 51 43	ns
t _{PLH} , t _{PHL}	LOAD	ANY Q	2.0V 4.5V 6.0V			180 36 31		270 54 46		225 45 38	ns
t _{PLH} , t _{PHL}	CLR	ANY Q	2.0V 4.5V 6.0V			180 36 31		270 54 46		225 45 38	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			90 18 16		132 26 23		110 22 19	ns
C _{pd}	T		Power dissipati	on capa	citance a	at 25°C			70	typ	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC240, SN54HC241, SN74HC240, SN74HC241, SN54HCT240*, SN54HCT241,* SN74HCT240*, SN74HCT241* OCTAL BUFFERS AND LINE DRIVFRS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- High-Current Outputs Drive up to 15 LSTTL Loads
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical $\overline{\mathbb{G}}$ (active-low output control) inputs, and complementary \mathbb{G} and $\overline{\mathbb{G}}$ inputs. These devices feature high fan-out.

The SN54HC' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC' family is characterized for operation from -40°C to 85°C.

SN54HC'...J PACKAGE SN74HC'...J OR N PACKAGE (TOP VIEW)


1Ğ 🗌	1 U	20	Vcc
1A1 🗌	2	19	2G/2G*
2Y4 🗌	3	18	1Y1
1A2	4	17	2A4
2Y3 🗌	5	16	1Y2
1A3 🗌	6	15	2A3
2Y2 🗌	7	14	1Y3
1A4 🗌	8	13	2A2
2Y1 🗌	9	12	1Y4
GND 🗌	10	11	2A1

SN54HC'...FH OR FK PACKAGE SN74HC'...FH OR FN PACKAGE (TOP VIEW)




*2G for 'HC240, or 2G for 'HC241

logic symbols



Pin numbers shown are for J and N packages.



*) PRODUCT PREVIEW

TYPES SN54HC240, SN54HC241, SN74HC240, SN74HC241, SN54HCT240*, SN54HCT241*, SN74HCT240*, SN74HCT241* OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER	FROM	то	CONDITI	ONS		T _A = 25°	С		C240 T240	74H 74HC	UNIT	
			CL	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			125 210 25 42 21 36		185 315 37 63 31 53		160 265 32 53 27 46	
tрнL	A	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	·	-	125 210 25 42 21 36		185 315 37 63 31 53		160 265 32 53 27 46	ns
tрzн			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	
t _{PZL}	G	G Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ}	G	Υ	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	ns
t _{PHZ}			50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	
t _r		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ne
t _f		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53	-	75 265 15 53 13 45	ns
Cod	r	Power dissipation capacitance per buffer at 25℃									typ	ρF

TYPES SN54HC240, SN54HC241, SN74HC240, SN74HC241, SN54HCT240*, SN54HCT241*, SN74HCT240*, SN74HCT241* OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PARAMETER	FROM	то	CONDITI	ONS	7	Γ _A = 25°	С	54HC	C241 T241	74HC	C241 T241	UNIT
		'	CL	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}		-	50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V			125 210 25 42		185 315 37 63		160 265 32 53 27	
	A	Y	50 pF 150 pF 50 pF	6.0V 6.0V 2.0V			21 36 125		31 53 185		46 160	ns
t _{PHL}			150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 4.5V 4.5V 6.0V 6.0V			210 25 42 21 36		315 37 63 31 53		265 32 53 27 46	
t _{РZН}	1 G	1Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	
t _{PZL}	IG	1 4	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ}	1G	17	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V	-		175 35 30		265 53 45		220 44 38	ns
t _{PHZ}		1Y	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	115
t _{PZH}	2 G	2Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PZL}			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	
t _{PLZ}	2 G	2Y	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	ns
t _{PHZ}	20	21	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	113
t _r		1Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		or 2Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}			Power dissip								typ	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC242, SN54HC243, SN74HC242, SN74HC243. SN54HCT242*, SN54HCT243*, SN74HCT242*, SN74HCT243* **OUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

D2684, DECEMBER 1982

- 2-Way Asynchronous Communication Between Data
- High-Current Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These four-data-line transceivers are designed for asynchronous two-way communications between data buses. The SN74HC' devices can be used to drive terminated lines down to 133 ohms.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from -40°C to 85°C.

The '242 is the inverting version of the '243.


FUNCTION TABLE

INP	UTS		
GAB	GBA	'HC242	'HC243
L	L	Ā to B	A to B
Н	Н	B̄ to A	B to A
Н	L	Isolation	Isolation
T.	н	Latch A and B	Latch A and B
L -	п	$(A = \overline{B})$	(A = B)

SN54HC242, SN54HC243 . . . J PACKAGE SN74HC242, SN74HC243 . . . J OR N PACKAGE (TOP VIEW)


GAB 🗌	1	U14		Vcc
NC [2	13		GBA
A1 🗌	3	12		NC
A2 🗌	4	11		В1
A3 [5	10	Д	B2
A4 [6	9		В3
GND 🗌	7	8		B4

SN54HC242, SN54HC243 . . . FH OR FK PACKAGE SN74HC242, SN74HC243 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages



TYPES SN54HC242, SN54HC243, SN74HC242, SN74HC243, SN54HCT242*, SN54HCT243*, SN74HCT242*, SN74HCT243* QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'HC242 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITI	ONS	1	Γ _A = 25°	C		C242 CT242		C242 T242	UNIT
			CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{РLН}	Α	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	
t _{PHL}	or B	or A	50 pF 150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32	ns
^t PZH	GAB	В	150 pF 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	6.0V 2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			200 285 40 57 34 49	1.	300 430 60 86 51 73		51 250 355 50 71 43 62	ns
t _{PZL}	GAB	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			200 285 40 57 34 49		300 430 60 86 51 73		250 355 50 71 43 62	ns
t_{PLZ}	GAB	В	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			200 40 34		300 60 51		250 50 43	
t _{PHZ}	GAB		50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			200 40 34		300 60 51		250 50 43	ns
tрzн	GBA	Α	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			200 285 40 57 34 49		300 430 60 86 51 73		250 355 50 71 43 62	ns
t _{PZL}	GBA		50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			200 285 40 57 34 49		300 430 60 86 51 73		250 355 50 71 43 62	115
t _{PLZ}	0.04		50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			200 40 34		300 60 51		250 50 43	
t _{PHZ}	GBA	A	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			200 40 34		300 60 51		250 50 43	ns
t _r		A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}	Power dissipation capacitance per TXCVR at 25°C									34	typ	pF

TYPES SN54HC242, SN54HC243, SN74HC242, SN74HC243, SN54HCT242*, SN54HCT243*, SN74HCT242*, SN74HCT243* QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Or Or Or 150 pF 6.0V 41 60 51 180 pF 16.0V 42 180 pF 1	PARAMETER	FROM	то	CONDITI	ONS	1	Γ _A = 25°	С	54HC	C243 CT243	74HC	C243 CT243	UNIT
Pich				CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
PHL B A	^t PLH	Α	В	150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V			235 30 47 26		355 45 71 38		295 38 59 32	
Fight Fight	t _{PHL}			50 pF 150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V			150 235 30 47 26		225 355 45 71 38		190 295 38 59 32	ns
FZL SO pF 2.0V 285 430 355 50 pF 4.5V 50 pF 4.5V 50 pF 6.0V 34 51 43 43 51 43 51 43 51 43 50 pF 6.0V 34 51 43 51 43 51 43 51 43 51 43 51 43 51 43 51 43 51 43 51 43 51 43 51 50 pF 6.0V 34 51 43 51 50 pF	^t PZH	CAR		50 pF 150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V			200 285 40 57 34		300 430 60 86 51		250 355 50 71 43	
First Gab B	t _{PZL}	GAB	В	150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 4.5V 4.5V 6.0V 6.0V	·		285 40 57 34 49		430 60 86 51 73		355 50 71 43 62	ns
FPLZ GBA GBA A GBA GBA A GBA A	t _{PLZ}	Ē∧B.		50 pF	4.5V			40		60		50	
SPZH GBA A SO PF 2.0V 200 300 250 355 355 350 350 355 350 350 355 350 355 350 350 355 350 350 355 350 350 355 350 350 355 350 350 350 355 350 350 355 350 350 350 355 350 350 350 355 350 350 350 350 355 350 350 350 350 355 350 350 350 350 355 350 350 350 350 350 350 350 350 355 350 35	t _{PHZ}	GAB	В	50 pF	4.5V			40		60		50	115
SPZL	t _{PZH}	054		50 pF 150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V			285 40 57 34		300 430 60 86 51		250 355 50 71 43	
A SO PF 2.0V 200 300 250 50 PF 4.5V 40 60 50 PF 6.0V 34 51 43 PS PF 6.0V 34 51 43 PS PF 6.0V 34 PS PF 6.0V 210 315 265 PS PF 6.0V 210 315 265 PS PF 6.0V 36 PS PF 9F PF	tpzL	GBA	A	150 pF 50 pF 150 pF	2.0V 4.5V 4.5V 6.0V			285 40 57 34		430 60 86 51		355 50 71 43	ns
FPHZ 50 pF 2.0V 200 300 250 50 pF 4.5V 40 60 50 50 pF 6.0V 34 51 43 50 pF 2.0V 60 90 75 50 pF 2.0V 12 18 15 50 pF 4.5V 42 63 53 50 pF 6.0V 36 53 45 61 8 8 150 70 70 70 70 70 70 70	t _{PLZ}	004		50 pF 50 pF	4.5V			40		60		50	
The state of the s	t _{PHZ}	GBA	A	50 pF	4.5V			40		60		50	ris
B 50 pF 2.0V 60 90 75 150 pF 2.0V 210 315 265 150 pF 4.5V 12 18 15 15 150 pF 4.5V 42 63 53 50 pF 6.0V 10 15 13 150 pF 6.0V 36 53 45	t _r		A	150 pF 50 pF 150 pF 50 pF	2.0V 4.5V 4.5V 6.0V			210 12 42 10		315 18 63 15	,	265 15 53 13	
	t _f	·		150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V	-		210 12 42 10		315 18 63 15	-	265 15 53 13	ns
	C _{pd}				34	tyn	pF						

HIGH-SPEED CMOS LOGIC

TYPES SN54HC244, SN74HC244, SN54HCT244*, SN74HCT244* OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982


- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- High-Current Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of the three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'HC240 and HC241, these devices provide the choice of selected combinations of inverting outputs, symmetrical \overline{G} (active-low input control) inputs, and complementary G and \overline{G} inputs.

The SN54HC244 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC244 is characterized for operation from –40°C to 85°C.


logic symbol



SN54HC244 ... J PACKAGE SN74HC244 ... J OR N PACKAGE (TOP VIEW)



SN54HC244 ... FH OR FK PACKAGE SN74HC244 ... FH OR FN PACKAGE (TOP VIEW)



Pin numbers shown are for J and N packages.

TYPES SN54HC244, SN74HC244, SN54HCT244*, SN74HCT244* OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

HC244 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITIO	ons		T _A = 25°	С		C244 CT244		C244 CT244	UNIT
			CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{РLН}			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			140 230 28 45 24 39		210 340 42 68 36 58		175 280 35 56 30 49	
t _{РНL}	, A	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			140 230 28 45 24 39		210 340 42 68 36 58		175 280 35 56 30 49	ns
^t рzн	G	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	
t _{PZL}	ď	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ}	G	Y	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	
t _{PHZ}	G	Y	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	ns
t _r		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}												pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- High-Current 3-State Outputs Drive Bus Lines Directly or Up to 15 LSTTL Loads
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These octal bus transceivers are designed for synchronous twoway communication between data buses. The control function implementation minimizes external timing requirements.

The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so that the buses are effectively isolated.

The SN54HC245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC245 is characterized for operation from –40°C to 85°C.

SN54HC245 . . . J PACKAGE SN74HC245 . . . J OR N PACKAGE (TOP VIEW)

DIR [] 1	\cup_{20}	□ v _{cc}
- A1 [2	19	Ğ
A2 [3	18	B1
A3 []4	17	B2
A4 [5	16	B3
A5 [6	15	B4
A6 [7	11	B5
A7 [8	12	B6
A8 [9	13	B7
GND	110	14	B8


SN54HC245 ... FH OR FK PACKAGE SN74HC245 ... FH OR FN PACKAGE (TOP VIEW)



FUNCTION TABLE

	TROL	OPERATION
G	DIR	1
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

logic symbol



Pin numbers shown are for J and N packages

TYPES SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

DADAMETER	5004	то.	CONDITI	ONS		Γ _A = 25°	С	54H	C245	74H	C245	UNIT
PARAMETER	FROM	то	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			140 225 28 45 24 39		210 340 42 68 36 58		175 280 35 56 30 49	
t _{PHL}	or B	or A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			140 225 28 45 24 39		210 340 42 68 36 58		175 280 35 56 30 49	ns
t _{РZН}	G	А	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			230 315 46 63 39 54		340 470 68 94 58 80		290 395 58 79 49 68	ns
t _{PZL}	G	or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			230 315 46 63 39 54		340 470 68 94 58 80		290 395 58 79 49 68	lis
t _{PLZ}	G	A or	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			230 46 39		340 68 58		290 58 49	ns
t _{PHZ}	, a	В	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			230 46 39		340 68 58		290 58 49	110
t _r		A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
t _f		B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	115
C _{pd}			Power dis	sipation	capacita	nce per	TXCVR at	25℃		ty	/p	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC253, SN74HC253 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- 3-State Versions of 'HC153
- High-Current Outputs Drive up to 15 LSTTL Loads
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR gates. Separate output control inputs are provided for each of the two four-line sections.


The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low-impedance of the single enabled output will drive the bus line to a high or low logic level. Each output has its own strobe (\overline{G}). The output is disabled when its strobe is high.

The SN54HC253 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC253 is characterized for operation from –40°C to 85°C.

SN54HC253 . . . J PACKAGE SN74HC253 . . . J OR N PACKAGE (TOP VIEW)



SN54HC253 ... FH OR FK PACKAGE SN74HC253 ... FH OR FN PACKAGE (TOP VIEW)




FUNCTION TABLE

	ECT		DATA	INPUTS		OUTPUT CONTROL	OUTPUT
В	Α	CO	C1	C2	C3	G	Y
Х	×	×	×	×	Х	Н	Z
L	L	L	×	×	X	L	L
L	L	н	×	X	X	L	н
L.	н	×	L	X	×	L	L
L	н	×	н	×	Х	L	н
Н	L	×	×	L	X	L	L
¹ H	L	×	×	н	X	L	н
Н	Н	×	×	X	L	L	L
Н	Н	X	×	X	Н	L	н

Address inputs A and B are common to both sections.

NC — No internal connection



Pin numbers shown are for J and N packages.

TYPES SN54HC253, SN74HC253 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

PARAMETER	FROM	то	CONDITI	ONS		$T_A = 25^\circ$	С	54H	C253	74H	C253	UNIT
PANAMEIEN	FRUM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
tpLH, tpHL	A or B	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	ns
tpLH, tpHL	DATA (ANYC)	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	ns
tpzh, tpzL	Ğ	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			100 185 20 37 17 32		150 280 30 56 26 48		125 230 25 46 21 40	ns
t _{PLZ} , t _{PHZ}	G	Υ	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			100 20 17		150 30 26		125 25 21	ns
t _r , t _f		ANY	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns

	 		<u> </u>				
Cnd	Power dis	ssipation capacit	ance per MUX, at	25℃	tvp	pF	

HIGH-SPEED CMOS LOGIC

TYPES SN54HC257, SN54HC258, SN74HC257, SN74HC258 QUAD 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- High-Current 3-State Outputs Interface Directly with System Bus or Can Drive up to 15 LSTTL Loads
- Provides Bus Interface from Multiple Sources in High-Performance Systems
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HC257, SN54HC258...J PACKAGE SN74HC257, SN74HC258...J OR N PACKAGE (TOP VIEW)



description


These devices are designed to multiplex signals from four-bit data sources to four-output data lines in bus-organized systems. The 3-state outputs will not load the data lines when the output control pin (\overline{G}) is at a high-logic level..

The SN54HC257 and SN54HC258 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC257 and SN74HC258 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE


	INPUTS			OUTE	PUT Y
OUTPUT	SELECT	DA	ATA	"""	
G	Ã/B	Α	В	'HC257	'HC258
Н	X	×	Х	. Z	Z
L	L	L	X	L	н
L	L	н	X	н	L
L	н	x	L	L	. н
L	н.	х	н	н	L

SN54HC257, SN54HC258 . . . FH OR FK PACKAGE SN74HC257, SN74HC258 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols



Pin numbers shown are for J and N packages

TYPES SN54HC257, SN54HC258, SN74HC257, SN74HC258 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXER WITH 3-STATE OUTPUTS

'HC257 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

D4D444555		то	CONDITI	ONS		T _A = 25°	С	54H	C257	74H	C257	UNIT
PARAMETER	FROM	. 10	CL	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PD}	A or B	ANY Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			95 180 19 36 16 31		145 275 29 55 25 47		120 225 24 45 20 39	ns
t _{PD}	Ā/B	ANY Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			115 200 23 40 20 35	-	175 305 35 61 30 52		145 250 29 50 25 44	ns
tpzн, tpzL	G	ANY Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			160 245 32 49 27 42		240 370 48 74 41 63		200 305 40 61 34 53	ns
t _{PLZ} , t _{PHZ}	Ğ	ANY	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			160 32 27		240 48 41		200 40 34	ns
t _t		ANY	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}			Power dissip	ation cap	acitance	e per MU	X at 25℃	;		ty	/p	pF

DADAMETED	FROM	-	CONDIT	IONS		$T_A = 25^\circ$	С	54H	C258	74H	C258	UNIT
PARAMETER	FROM	то	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ON
t _{PD}	A or B	ANY Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	ns
t _{PD}	Ā/B	ANY Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			115 200 23 40 20 35		175 305 35 61 30 52		145 250 29 50 25 44	ns
t _{PZH} , t _{PZL}	G	ANY Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			150 235 30 47 26 41		225 355 45 71 38 60		190 295 38 59 32 51	ns
t _{PLZ} , t _{PHZ}	G	ANY Y	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			150 30 26		225 45 38		190 38 32	ns
t _t		ANY	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
Cod	T -		Power dissin	ation car	nacitance	per MU	X at 25°C	,		tv	/D	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC266, SN74HC266 QUADRUPLE 2-INPUT EXCLUSIVE-NOR GATES

D2684, DECEMBER 1982


- Can Be Used as a 4-Bit Digital Comparator
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

The 'HC266 is composed of four independent 2-input exclusive-NOR gates. While pin-compatible with the 'LS266, the 'HC266 has totem-pole outputs rather than open-collector.

The SN54HC266 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC266 is characterized for operation from -40°C to 85°C.

logic symbol




Pin numbers shown are for J and N packages.

SN54HC266 . . . J PACKAGE SN74HC266 . . . J OR N PACKAGE (TOP VIEW)

1A 🗍	1	U ₁₄	□vcc
18 🛚	2	13	4B
1Y 🗌	3	12]4A
2Y 🗌	4	11	□4Y
2A 🗌	5	- 10] 3Y
28 🗌	6	9	ЗВ
GND 🗌	7	8] 3A

SN54HC266 ... FH OR FK PACKAGE SN74HC266 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

INPL	JTS	ОИТРИТ
Α	В	Y
L	L	Н
L	н	L
Н	L	L
н	н	н

			T	C _L = 50 pF							
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C		С	54HC266		74HC266		UNIT
			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL}	A or B	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r , t _f		Y	2.0V 4.5V 6.0V			. 75 15 13		110 22 19		95 19 16	ns
Cpd	Power dissipation capacitance per gate at 25°C 40									typ	pF

D2684, DECEMBER 1982

- Contains Eight Flip-Flops with Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:

 Buffer/Storage Registers
 Shift Registers
 Pattern Generators
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC273 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (EACH FLIP-FLOP)

IN	PUTS		OUTPUT
CLEAR	CLOCK	D	Q
L	×	Х	L
н	•	н	н
H	•	L	L
н	L	Х	Ω0


SN54HC273 . . . J PACKAGE SN74HC273 . . . J OR N PACKAGE (TOP VIEW)

CLR [1	J20] vcc
10 [2	19	_ 8Q
1D []3	18] 8D
2D [4	17] 7D
2Q [5	16] 7Q
3Q [] 6	15] 6Q
3D [7	14] 6D
4D [8	13] 5D
40 []9	12] 5Q
GND [10	11] CLK

SN54HC273 : . . FH OR FK PACKAGE SN74HC273 . . . FH OR FN PACKAGE (TOP VIEW)



logic symbol



Pin numbers shown are for all packages.

4

TYPES SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC273		,	74HC273		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			20 23	MHz
	CLR low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
t _w	CLK high	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	CLK low	2.0V 4.5V 6.0V	150 30 25			125 25 21			
	Data	2.0V 4.5V 6.0V	165 33 28			140 28 24			
t _{su}	CLR inactive	2.0V 4.5V 6.0V	150 30 31			125 25 27			ns
t _h	•	2.0V 4.5V 6.0V	5 5 5			5 5 5			ns

			T			(L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS	T _A = 25°C		54HC273		74HC273		UNIT	
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PHL}	CLR	ANY	2.0V 4.5V 6.0V			165 33 28		250 50 43		205 41 35	ns
t _{PLH} , t _{PHL}	CLK	ANY	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 37	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V		1	75 15 13		110 22 19		95 19 16	ns
C _{pd}	T	Power dissipation capacitance per Flip-Flop at 25°C 28									

D2684, DECEMBER 1982


- Generates Either Odd or Even Parity for Nine **Data Lines**
- Cascadable for n-Bits
- Can Be Used to Upgrade Existing Systems **Using MSI Parity Circuits**
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- **Dependable Texas Instruments Quality** and Reliability

description


These universal, monolithic, nine-bit parity generators/checkers feature odd and even outputs to facilitate operation of either odd or even parity application. The word-length capability is easily expanded by cascading.

The SN54HC280 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC280 is characterized for operation from -40°C to 85°C.

SN54HC280 . . . J PACKAGE SN74HC280 . . . J OR N PACKAGE (TOP VIEW)




SN54HC280 . . . FH OR FK PACKAGE SN74HC280 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages

FUNCTION TABLE

NUMBER OF INPUTS A	OUTPUTS				
THRU I THAT ARE HIGH	Σ EVEN	ΣODD			
0, 2, 4, 6, 8	н	L			
1, 3, 5, 7, 9	L	н			

TYPES SN54HC280, SN74HC280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

						C _L =	50 pF				
PARAMETER	FROM	TO	CONDITIONS				54H	C280	74H	C280	UNIT
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PD}	Data	Sigma even	2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		ns
t _{PD}	Data	Sigma odd	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 37	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	T			33	typ	pf					

TYPES SN54HC352, SN74HC352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

D2684. DECEMBER 1982

- Inverting Versions of 'HC153
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N Lines to n Lines)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs $(\overline{\mathbb{G}})$ are provided for each of the two four-line sections.

The SN54HC352 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC352 is characterized for operation from -40°C to 85°C.

SN54HC352 . . . J PACKAGE SN74HC352 . . . J OR N PACKAGE (TOP VIEW)

1Ğ[1	.016	□vcc
В[2	15] 2G
1C3[3	14	<u></u> Δ
1C2[4	13	2C3
1C1[5	12	2C2
1C0[6	11	2C1
1 Y [7	10	2C0
GND	18	9	□2Y

SN54HC352 ... FH OR FK PACKAGE SN74HC352 ... FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

SEL			DATA	NPUT		ОПТРИТ	
8	Α	CO	C1	C2	СЗ	Ğ	Υ
×	X	х	×	×	х	н	н
L	L	L	×	×	×	L	Н
L	L	Н	×	X	×	L	L
L	н	×	L	X	×	L	н
L	н	×	н	X	×	L	L
Н	L	×	X	L	×	L	н
н	L	x	×	н	×	L	L
н	н	×	×	x	L	L :	Н
Н	н	x	X	X	н	L	L

Select inputs A and B are common to both sections

logic symbol



Pin numbers shown are for J and N packages.

PRODUCT PREVIEW

TYPES SN54HC352, SN74HC352 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

PARAMETER	FROM	то	CONDITI	ONS	1	Γ _A = 25°	C	54H	C352	74HC352		UNIT	
FANAMEIEN	FROM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNI	
t _{PLH}	A	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			185 270 37 54 32 47		280 410 56 82 48 70		230 335 46 67 39 58		
	or B	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			185 270 37 54 32 47		280 410 56 82 48 70		230 335 46 67 39 58	ns	
t _{PLH}	DATA	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 63 37 56		
t _{PHL}	(ANYC)			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 63 37 56	ns
tpLH, tpHL	G	Υ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			135 220 27 44 23 38		205 335 41 67 35 57		170 275 34 55 29 48	ns	
t _r		Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45		
t _f			50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	·		60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns	
C _{pd}			Power di	ssipation	capacita	nce per	MUX. at	25℃			typ	pF	

HIGH-SPEED CMOS LOGIC

TYPES SN54HC353, SN74HC353 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- Inverting Versions of 'HC253
- Permits Multiplexing from N Lines to 1 Line
- Performs Parallel-to-Serial Conversion
- High-Current Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

Each of these data selectors/multiplexers contains inverters and drivers to supply full binary decoding data selection to the AND-OR-invert gates. Separate strobe inputs (\vec{G}) are provided for each of the two four-line sections.


The three-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the common outputs disabled (at a high-impedance state) the low-impedance of the single enable output will drive the bus line to a high or low logic level. Each output has its own strobe ($\overline{\mathbf{G}}$). The output is disabled when its strobe is high.

The SN54HC353 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC353 is characterized for operation from -40°C to 85°C.

SN54HC353 . . . J PACKAGE SN74HC353 . . . J OR N PACKAGE (TOP VIEW)



SN54HC353 ... FH OR FK PACKAGE SN74HC353 ... FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

FUNCTION TABLE

	ECT UTS		DATA	INPUTS		OUTPUT CONTROL	ООТРОТ
В	Α	CO	C1	C2	СЗ	Ğ	Y
х	х	Х	×	×	Х	н	z
L	L	L	X	x	×	L	н
L	L	н	х	х	х	L	L
L	н	х	L	х	X	L	н
L	н	X	н	х	х	L	L
Н	L	X	Х	L	х	L	н
Н	L	X	х	н	х	L	L
н	н	×	Х	х	L	L	н
н	н	×	Χ.	х	• н	L	L

Select inputs A and B are common to both sections

logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC353, SN74HC353 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

PARAMETER	FROM	то	CONDIT	IONS	7	TA = 25°	С	54H	C353	74H	C353	
PARAMETER	FROM	10	CL	ν _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
tpLH, tpHL	A or B	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			185 270 37 54 32 47		280 410 56 82 48 70		230 335 46 67 39 58	ns
t _{PLH} , t _{PHL}	DATA (ANYC)	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 63 37 56	ns
tpzh, tpzl	G	Y	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			135 220 27 44 23 38		205 335 41 67 35 57		170 275 34 55 29 48	ns
t _{PLZ} , t _{PHZ}	G	Y	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			135 27 23		205 41 35		170 34 29	ns
t _r , t _f		ANY	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{nd}			Power dissipa	acitance	<. at 25℃			90	tvp	pF		

D2684, DECEMBER 1982

- High-Current 3-State Outputs Drive Bus Lines, Buffer Memory Address Registers, or up to 15 LSTTL Loads
- Choice of True or Inverting Outputs
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

'HC365, 'HC367 'HC366, 'HC368 True Outputs
Inverting Outputs

description


These Hex buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical G (active-low control) inputs.

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74' family is characterized for operation from -40°C to 85°C.

SN54HC365, SN54HC366 . . . J PACKAGE SN74HC365, SN74HC366 . . . J OR N PACKAGE (TOP VIEW)




SN54HC367, SN54HC368 ... FH OR FK PACKAGE SN74HC367, SN74HC368 ... FH OR FN PACKAGE (TOP VIEW)



SN54HC367, SN54HC368...J PACKAGE SN74HC367, SN74HC368...J OR N PACKAGE (TOP VIEW)



SN54HC365, SN54HC366 . . . FH OR FK PACKAGE SN74HC368, SN74HC366 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

PRODUCT PREVIEW

4

TYPES SN54HC365 THRU SN54HC368, SN74HC365 THRU SN74HC368 HEX BUS DRIVERS WITH 3-STATE OUTPUTS



'HC366, 'HC368 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDIT	ions	7	Γ _A = 25°	С	th	C365 Iru C368	th	C365 Iru C368	UNIT
			CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL} ,	A	Y	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 45V 4.5V 6.0V 6.0V			110 195 22 39 19 34		165 295 33 59 28 50		140 245 28 49 24 43	ns
tpzh, tpzL	G	Y	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 45V 4.5V 6.0V 6.0V	:		220 305 44 61 38 53		330 460 66 92 56 78		280 385 56 77 48 67	ns
t _{PHZ} , t _{PLZ}	Ğ	Y	50pF 50pF 50pF	2.0V 4.5V 6.0V	-		220 44 38		330 66 56		280 56 48	ns
t _r , t _f		ANY	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}		Power dissipation capacitance per driver at 22°C										pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC373, SN74HC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- 8 High-Current Latches in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'HC373 are transparent D-type latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

An output-control input (\overline{OC}) can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control \overline{OC} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54HC373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC373 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (EACH LATCH)

	INPUTS		OUTPUT
oc	ENABLE C	D	Q
L	Н	Н	Н
L	н	L	L
L	L	X	ο ₀
н	x	X	Z


SN54HC373 . . . J PACKAGE SN74HC373 . . . J OR N PACKAGE (TOP VIEW)

<u>oc</u> [1,	U 20	Ф	Vcc
10 🛘	2	19	þ	80
1D 🛛	3	18	P	8D
2D 🗌	4	17	ľΩ	7D
20 🗌	5	16	30	70
30 🔲	6	1!	50	60
3D 🗌	7	14	ıD	6D
4D 🗌	8	13	30	5D
40 🛚	9	13	2	5Q
GND 🛚	10	- 1	ıD	С

SN54HC373 . . . FH OR FK PACKAGE SN74HC373 . . . FH OR FN PACKAGE (TOP VIEW)



logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC373, SN74HC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements (supplement to recommended operating conditions)

	CONDITIONS		54HC373			T		
PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	74HC373 NOM	MAX	UNITS
t _w	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	2.0V 4.5V 6.0V	75 15 13			63 13 11		-	ns
th	2.0V 4.5V 6.0V	5 5 5			5 5 5			ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	FROM	TO	CONDITIONS $T_A = 25^{\circ}C$			54H6	C373	74HC373				
PAKAMETEK	FROM	то	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH} , t _{PHL} ,	D	Q	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLH} , t _{PHL} ,	С	ANYQ	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PZH} , t _{PZL} ,	ос	ANYQ	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ} , t _{PHZ}	ос	ANYQ	50pF 50pF 50pF	2.0V 4.5V 6.0V			175 35 30		265 53 45		220 44 38	ns
t _r , t _f		ANY	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}			Power dissip	ation cap	acitance	per lato	h at 25°C	;		50	typ	pF

D latch signal conventions

It is TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called Q. An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; an input that causes a \overline{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and \overline{C} LR) if they are active-low.

TYPES SN54HC373, SN74HC373 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

In some applications it may be advantageous to redesignate the data input \overline{D} . In that case all the other inputs and outputs should be renamed as shown below, Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that Q and \bar{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\frown) on \overline{PRE} and \overline{CLR} remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \bar{D} , Q, and \bar{Q} . Of course pin 5 (\bar{Q}) is still in phase with the data input \bar{D} , but now both are considered active-low.

HIGH-SPEED CMOS LOGIC

TYPES SN54HC374, SN74HC374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- 8 D-Type Flip-Flops in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HC374 are edge-triggered D-type flipflops. On the positive transition of the clock the Q outputs will be set to the logic levels that were set up at the D inputs.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control (OC) does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC374 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
οc	CLK	D	Q
L	Ť	Н	Н
L	†	L	L
L	L	X	a_0
Н	×	×	Z


SN54HC374 . . . J PACKAGE SN74HC374 . . . J OR N PACKAGE (TOP VIEW)



SN54HC374 ... FH OR FK PACKAGE SN74HC374 ... FH OR FN PACKAGE (TOP VIEW)



logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HC374, SN74HC374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

timing requirements (supplement to recommended operating conditions)

PARAMETER		CONDITIONS					74HC374				
		V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS		
f _{clock}		2.0V 4.5V 6.0V	0 0 0		2 14 16	0 0 0		3 17 20	MHz		
	CLK high	2.0V 4.5V 6.0V	100 20 17			80 16 13					
t _w	CLK low	2.0V 4.5V 6.0V	100 20 17			80 16 13			ns		
t _{su}		2.0V 4.5V 6.0V	100 20 17	-	-	80 16 13	,		ns		
t _h		2.0V 4.5V 6.0V	5 5 5			5 5 5			ns		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)


DADAMETER	FD014		CONDITIONS		T _A = 25°C			54H	C374	74HC374		
PARAMETER	FROM	то	CL	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max} ,			50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	4 4 22 22 25 25	·		2 14 14 16 16		3 3 17 17 20 20		MHz
t _{РLН} , t _{РНL} ,	CLK	Q	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76		265 370 53 74 45 64	ns
tpzн, tpzL,	ŌĈ	Q	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76		265 370 53 74 45 64	ns
t _{PHZ} , t _{PLZ}	ŌŌ	Q	50pF 50pF 50pF	2.0V 4.5V 6.0V			180 36 31		270 54 46		225 45 39	ns
t _r , t _f		ANY	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}		Po	ower dissipati	on capac	citance p	er Flip-Fl	op at 25°	č		85	typ	pF

D flip-flop signal conventions

It is TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; an input that causes a \overline{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and \overline{CLR}) if they are active-low.

TYPES SN54HC374, SN74HC374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

In some applications it may be advantageous to redesignate the data input \overline{D} . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that Q and \overline{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\longrightarrow) on \overline{PRE} and \overline{CLR} remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \overline{D} , Q, and \overline{Q} . Of course pin 5 (\overline{Q}) is still in phase with the data input \overline{D} , but now both are considered active-low.

HIGH-SPEED **CMOS LOGIC**

TYPES SN54HC377, SN54HC378*, SN54HC379*, SN74HC377. SN74HC378*. SN74HC379* OCTAL, HEX. AND OUAD D-TYPE FLIP-FLOPS WITH ENABLE

D2684, DECEMBER 1982

- 'HC377 and 'HC378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'HC379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- **Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators**
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a common clock enable (G) instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if G is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the G input.

The SN54HC377, SN54HC378, and SN54HC379 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC377, SN74HC378, and SN74HC379 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE (EACH FLIP-FLOP)


	INPUTS	OUT	PUTS	
G	CLOCK	DATA	Q	Ωţ
Н	Х	X .	00	\bar{a}_0
L	t	н	н	L
L	1	. L	L	н
x	L	X	00	$\overline{\mathbf{a}}_{0}$

†'HC379 only

SN54HC377 . . . J PACKAGE SN74HC377 . . . J OR N PACKAGE (TOP VIEW)

Ğ [1	U20	□ vcc
1Q [2	19] 80
1D [3	18	□ 8D
2D 🗌	4	17] 7D
20	5	16	70
30 [6	15] 6Q
3D 🗌	7	14] 6D
4D 🗌	8	13] 5D
40 🗌	9	12	5Q
GND	10	11	CLK


SN54HC377 . . . FH OR FK PACKAGE SN74HC377 . . . FH OR FN PACKAGE (TOP VIEW)



SN54HC378 . . . J PACKAGE SN74HC378 . . . J OR N PACKAGE (TOP VIEW)

G	1	U 16	Vcc
10	2	15	6Q
1 D 🗀	3	14	6D
2D [4	13	5D
20	5	12	5Q
3D [6	11	4D
30	7	10	4Q
GND [8	9	CLK


SN54HC378 . . . FH OR FK PACKAGE SN74HC378 . . . FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection


PRODUCT PREVIEW

TYPES SN54HC377, SN54HC378*, SN54HC379*, SN74HC377, SN74HC378*, SN74HC379* OCTAL, HEX, AND OUAD D-TYPE FLIP-FLOPS WITH ENABLE






SN54HC379 ... FH OR FK PACKAGE SN74HC379 ... FH OR FN PACKAGE (TOP VIEW)




NC - No internal connection

logic symbols


'HC377



'HC378



'HC379



Pin numbers shown are for J and N packages

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC377			74HC377		UNITS
	PANAMETEN	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
t _w	CLK high or low	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	D	2.0V 4.5V 6.0V	165 33 28			140 28 24		h	
t _{su}	G low	2.0V 4.5V 6.0V	165 33 28			140 28 24			ns
	G high	2.0V 4.5V 6.0V	165 33 28			140 28 24			
t _h		2.0V 4.5V 6.0V	5 5 5			5 5 5			ns

TYPES SN54HC377, SN54HC378*, SN54HC379*, SN74HC377, SN74HC378*, SN74HC379* OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

							L = 50	ρF			
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С	54H	C377	74H	C377	UNIT
			•cc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} , t _{PHL}	CLK	ANY	2.0V 4.5V 6.0V	-		175 35 30		265 53 45		220 44 37	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	I	Powe	r dissipation cap	pacitanc	e per flip	-flop at 2	25°C		33	typ	pF

timing requirements (supplement to recommended operating conditions)

	DADAMETED	CONDITIONS		54HC378	3		74HC378		UNITS
	PARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNIIS
f _{clock}		2.0V 4.5V 6.0V			3 16 19			4 20 23	MHz
t _w	CLK high or low	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	D	2.0V 4.5V 6.0V	165 33 28			140 28 24			
t _{su}	G low	2.0V 4.5V 6.0V	165 33 28			140 28 24			ns
	G high	2.0V 4.5V 6.0V	165 33 28			140 28 24			
t _h		2.0V 4.5V 6.0V	5 5 5			5 5 5			ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

			T			C	L = 50 p	F			
PARAMETER	FROM	то	CONDITIONS		TA = 25°	С	54H	C378	74H	C378	UNIT
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} , t _{PHL}	CLK	ANY	2.0V 4.5V 6.0V			160 32 27		240 48 41		200 40 34	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		90 19 16	ns
C _{pd}	T	Powe	r dissipation car	oacitanc	e per flip	-flop at 2	5℃		27	typ	pF

^{*)} PRODUCT PREVIEW

TYPES SN54HC377, SN54HC378*, SN54HC379* SN74HC377, SN74HC378*, SN74HC379* OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE

timing requirements (supplement to recommended operating conditions)

	PARAMETER	CONDITIONS		54HC379)		74HC379)	UNITS
	PANAMETER	Vcc	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}		2.0V 4.5V 6.0V			3 6 19			4 20 23	MHz
t _w	CLK high or low	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
	D	2.0V 4.5V 6.0V	150 30 21			125 25 21			
t _{su}	G low	2.0V 4.5V 6.0V	115 23 20			95 19 16			ns
	G high	2.0V 4.5V 6.0V	115 23 20			95 19 16			
t _h		2.0V 4.5V 6.0V	0			0 0 0	-		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				C _L = 50 pF							
PARAMETER	FROM	FROM TO	CONDITIONS V _{CC}	NS T _A = 25°C		54H	HC379 74		C379	UNIT	
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PLH} , t _{PHL}	CLK	ANY	2.0V 4.5V 6.0V	150 30 26			225 45 38		190 38 32		ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		90 19 16	ns
C _{pd}	T	Powe	r dissipation ca	pacitanc	e per flip	-flop at 2	.5°C		30	typ	pF

TYPES SN54HC386, SN74HC386 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain four independent 2-input Exclusive-OR gates. They perform the boolean functions $Y = A \oplus B = \overline{A}B + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input will be reproduced in true form at the output. If one of the inputs is high, the signal on the other input will be reproduced inverted at the output.

The SN54HC386 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC386 is characterized for operation from -40°C to 85°C.

logic symbol

(<u>3)</u> 1Y (2) 18 (5) 2A (4) 2Y (6) 28 (8) (10) 3Y 3A (9) 3B (12) (11) 4Y 4A (13)


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
L	L	L
L	Н	н
н	L	н
Н	н	L

SN54HC386 . . . J PACKAGE SN74HC386 . . . J OR N PACKAGE (TOP VIEW)



SN54HC386 ... FH OR FK PACKAGE SN74HC386 ... FH OR FN PACKAGE (TOP VIEW)



NC — No internal connection

Pin numbers shown are for J and N packages.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	1					C _L =	50 pF				
PARAMETER	FROM	то	CONDITIONS		$T_A = 25^\circ$	С	54H	C386	74H	C386	UNIT
			Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL}	A or B	Y	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns
t _r , t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}		Pow	er dissipation c	apacitan	ice per g	ate at 25	°C		40	typ	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC390, SN54HC393, SN74HC390, SN74HC393 DUAL 4-BIT DECADE AND BINARY COUNTERS

D2684, DECEMBER 1982


- 'HC390 . . . Individual Clocks for A and B Flip-Flops Provide Dual ÷2 and ÷5 Counters
- 'HC393...Dual 4-Bit Binary Counter with Individual Clocks
- All Have Direct Clear for Each 4-Bit Counter
- Dual 4-Bit Versions Can Significantly Improve System Densities by Reducing Counter Package Count by 50%
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


Each of these monolithic circuits contains eight flipflops and additional gating to implement two individual four-bit counters in a single package. The 'HC390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The 'HC393 comprises two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The 'HC390 and 'HC393 have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

The SN54HC390 and SN54HC393 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74HC390 and SN74HC393 are characterized for operation from $-40\,^{\circ}\text{C}$ to $85\,^{\circ}\text{C}$.


SN54HC390 . . . J PACKAGE SN74HC390 . . . J OR N PACKAGE (TOP VIEW)




SN54HC390 ... FH OR FK PACKAGE SN74HC390 ... FH OR FN PACKAGE (TOP VIEW)



SN54HC393 . . . J PACKAGE SN74HC393 . . . J OR N PACKAGE (TOP VIEW)





SN54HC393 ... FH OR FK PACKAGE SN74HC393 ... FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

TYPES SN54HC390, SN54HC393, SN74HC390, SN74HC393 **DUAL 4-BIT DECADE AND BINARY COUNTERS**





Pin numbers shown are for J and N packages.

'HC390 **BCD COUNT SEQUENCE** (EACH COUNTER)

(See Note A)

	(386	IACIA	~)	
COUNT		OUT	PUT	
COUNT	σD	αc	αв	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	H	н
4	L	н	L	L
5	L	н	L	Н
6	L	н	Н	L
7	L	Н	Н	н
8	Н	L	L	L
9	н	L	L	н

FUNCTION TABLES

'HC390 BI-QUINARY (5-2) (EACH COUNTER)

(See Note B)

COUNT		OUT	PUT	
COUNT	QA	σ_{D}	σC	ΩВ
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	н	L	L	L
6	`н	L	L	н
7	н	L	Н	L
8	н	L	Н	н
9	Н	Н	L	L

NOTES: A. Output $\mathbf{Q}_{\mathbf{A}}$ is connected to input CKB for BCD count.

B. Output QD is connected to input CKA for bi-quinary count.

'HC393 COUNT SEQUENCE (EACH COUNTER)

	EACH	EACH COUNTER)									
COUNT		OUT	PUT								
COUNT	σ_{D}	αc	QB	QA							
0	L	L	L	L							
1	L	L	L	н							
2	L	L	н	L							
- 3	L	L	н	H							
4	L	Н	L	L							
5	L	н	L	н							
6	L	н	н	L							
7	L	н	Н	н							
8	Н	L	L	L							
9	н	L	L	н							
10	н	L	н	L							
11	н	L	Н	н							
12	н	Н	L	L							
13	н	Н	L	Н							
14	н	Н	н	L							
15	н	Н	н	Н							

TYPES SN54HC390, SN54HC393, SN74HC390, SN74HC393 DUAL 4-BIT DECADE AND BINARY COUNTERS

timing requirements (supplement to recommended operating conditions)

	PARAMETER			54HC390 54HC393			74HC390 74HC393		UNIT
		V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	DIVIT
f	CKA or CLK	2.0V 4.5V 6.0V	0 0 0		3 16 19	0 0 0		4 20 23	MHz
f _{clock}	СКВ	2.0V 4.5V 6.0V	150 30 25			125 25 21			MHZ
	CKA or CLK HI or LO	2.0V 4.5V 6.0V	150 30 25			125 25 21		-	
t _w	CKB high or low	2.0V 4.5V 6.0V	225 45 38			190 38 32			ns
	CLR high	2.0V 4.5V 6.0V	255 51 43			215 43 37			
t _{su}		2.0V 4.5V 6.0V	0 0 0			0 0 0			ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C _L =	50 pF				
PARAMETER	FROM	то	CONDITIONS V _{CC}		T _A = 25°	С		C390 C393		C390 C393	UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
4	CKA or CLK	QA	2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
f _{max}	СКВ	QB	2.0V 4.5V 6.0V			215 43 37		325 65 55		270 54 46	IVITIZ
t _{PD}	CKA or CLK	QA	2.0V 4.5V 6.0V			205 41 35	-	310 62 53		255 51 43	ns
t _{PD}	CKA or CLK	QC	2.0V 4.5V 6.0V			195 39 33		295 59 50		245 49 42	ns
t _{PD}	СКВ	QB	2.0V 4.5V 6.0V			210 42 36		315 63 54		265 53 45	ns
t _{PD}	СКВ	QC	2.0V 4.5V 6.0V			220 44 37		330 66 56		275 55 47	ns
t _{PD}	СКВ	QD	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
t _{PHL}	CLR	ANY	2.0V 4.5V 6.0V								ns
Cnd	Т	Powe	r dissipation car	pacitano	e per coi	unter at 2	25°C		60	tvp	pF

D2684, DECEMBER 1982

- Individual Clock, Direct Clear, and Set-to-9 Inputs for Each Decade Counter
- Dual Counters Can Significantly Improve System
 Densities as Package Count Can Be Reduced by 50%
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description


Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual 4-bit decade counters in a single package. Each decade counter has individual clock, clear, and set-to-9 inputs. BCD count sequences of any length up to divide-by-100 may be implemented with a single 'HC490. The counters have parallel outputs from each counter stage so that submultiples of the input count frequency are available for system timing signals.

The SN54HC490 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC490 is characterized for operation from -40°C to 85°C.

SN54HC490 . . . J PACKAGE SN74HC490 . . . J OR N PACKAGE (TOP VIEW)

1 CLK	1	U16	□ v _{cc}
1 CLR	2	15	2CLK
10 _A	3	14	2CLR
1SET9	4	13	20 _A
10 _B	5	12	2SET9
10c 🗆	6	11] 2QB
10 _D [7	10] 2Q _C
GND 🗌	8	9] 2Q _D

SN54HC490 ... FH OR FK PACKAGE SN74HC490 ... FH OR FN PACKAGE (TOP VIEW)



NC — No internal connection

BCD COUNT SEQUENCE (EACH COUNTER)


FUNCTION TABLE (EACH COUNTER) INPUTS OUTPUTS ac CLEAR SET-TO-9 QB Q.A a_{D} Н L L L L L н н L н

COUNT

CLEAR/SET-TO-9

	COUNT		OUI	PUI	
	COUNT	a_D	α_{C}	QΒ	QA
	0	L	L	Ł	L
1	1	L	L	L	н
-	. 2	L	L	н	L
-	3	L	L	н	н
	4	L	· H	L	L
١.	5	L	н	L	н
ا ا	6	L	Н	Н	L
	7	L	н	н	н
	8	н	L	L	L
	9	Н	L	L	н

logic symbol



Pin numbers shown are for J and N packages.

PRODUCT PREVIEW

L

TYPES SN54HC490, SN74HC490 DUAL 4-BIT DECADE COUNTERS

timing requirements (supplement to recommended operating conditions)

PARAMETER	CONDITIONS	:	54HC490			UNITS		
PANAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNITS
f _{clock}	2.0V 4.5V 6.0V	0		3 16 19	0 0 0		4 20 23	MHz
t _w	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C _L =	50 pF				
PARAMETER	FROM	то	CONDITIONS		T _A = 25°	С	54H	C490	74H	C490	UNIT
			·cc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
f _{max}			2.0V 4.5V 6.0V	5 25 29			3 16 19		4 20 23		MHz
t _{PD}	CLK	QA	2.0V 4.5V 6.0V			215 43 37		325 65 55		270 54 46	ns
t _{PD}	CLK	QB, QD	2.0V 4.5V 6.0V			205 41 35		310 62 53		255 51 43	ns
t _{PD}	CLK	QC	2.0V 4.5V 6.0V			195 39 33		295 59 50		245 49 42	ns
t _{PLH}	SET-	QA, QD	2.0V 4.5V 6.0V			210 42 36	-	315 63 54		265 53 45	ns
t _{PHL}	TO- 9	QB, QC	2.0V 4.5V 6.0V			220 44 37		330 66 56		275 55 47	ns
t _r , t _f		ANY	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}		Power	dissipation cap	pacitance	e per cou	inter at 2	5°C		60	typ	pF

D2684, DECEMBER 1982

- 8 Latches In a Single Package
- **High-Current 3-State Inverting Outputs Can Drive** up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'HC533 are transparent D-type latches. While the enable (C) is high, the \overline{Q} outputs will follow the complements of the D inputs. When the enable is taken low, the Q outputs will be latched at the inverses of the levels that were set up at the D inputs. The 'HC533 is functionally equivalent to the 'HC373 except for having inverted outputs.

An output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The highimpedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54HC533 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC533 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (EACH LATCH)

	INPUTS		OUTPUT
ōc	ENABLE C	D	ā
L	Н	Н	L
L	н	L	н
L	L	X	\bar{a}_0
н	X	X	Z


SN54HC533 . . . J PACKAGE SN74HC533 . . . J OR N PACKAGE (TOP VIEW)



SN54HC533 . . . FH OR FK PACKAGE SN74HC533 . . . FH OR FN PACKAGE (TOP VIEW)



logic,symbol



Pin numbers shown are for J and N packages.

continue this product without notice.

TYPES SN54HC533, SN74HC533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements (supplement to recommended operating conditions)

PARAMETER	CONDITIONS	54HC533				UNITS		
FARAMETER	V _{CC}	MIN	NOM	MAX	MIN	NOM	MAX	UNIIS
t _w	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	2.0V 4.5V 6.0V		TBD			TBD		ns
t _h	2.0V 4.5V 6.0V		TBD			TBD		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)


DADAMETED	FROM	то	CONDIT	ONS	-	Γ _A = 25°	C	54H	C533	74H	C533	UNIT
PARAMETER	FROM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
tpLH, tpHL,	D	Q	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLH} , t _{PHL} ,	С	ANYQ	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
tpzh, tpzL	ОС	ANYQ	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ} , t _{PHZ}	ос	ANYQ	50pF 50pF 50pF	2.0V 4.5V 6.0V			175 35 30		265 35 30		220 44 38	ns
t _r , t _f		ANY	50pF 150pF 50pF 150pF 50pF 150pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}	T		Power dissip	ation cap	pacitance	e per lato	h at 25°C			ty	/p	pF

D latch signal conventions

It is TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; an input that causes a \overline{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and \overline{CLR}) if they are active-low.

TYPES SN54HC533, SN74HC533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

In some applications it may be advantageous to redesignate the data input \overline{D} . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that \overline{Q} and $\overline{\overline{Q}}$ exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\longrightarrow) on \overline{PRE} and \overline{CLR} remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \overline{D} , \overline{Q} , and \overline{Q} . Of course pin 5 \overline{Q} is still in phase with the data input \overline{D} , but now both are considered active-low.

HIGH-SPEED CMOS LOGIC

TYPES SN54HC563, SN74HC563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- High-Current 3-State Outputs Drive Bus-Lines Directly or up to 15 LSTTL Loads
- Bus-Structured Pinout
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are transparent D-type latches. While the enable (C) is high the $\overline{\Omega}$ outputs will follow the complements of data (D) inputs. When the enable is taken low the outputs will be latched at the inverses of the levels that were set up at the D inputs.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased high-logic level provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control (\overline{OC}) does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54HC563 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC563 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE (Each Latch)

	NPUTS		
	NABL	OUTPUT	
oc	С	D	ā
L	Н	Н	L
L	н	L	н
L	L	Х	σ^{0}
Н	Х	Х	z


SN54HC563 . . . J PACKAGE SN74HC563 . . . J OR N PACKAGE (TOP VIEW)



SN54HC563 ... FH OR FK PACKAGE SN74HC563 ... FH OR FN PACKAGE (TOP VIEW)



logic symbol



Pin numbers shown are for J and N packages.

TYPES SN54HCT563, SN74HCT563, SN54HC563, SN74HC563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements (supplement to recommended operating conditions)

PARAMETER	CONDITIONS	54HC563 54HCT563				UNIT		
	•••	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _w	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	2.0V 4.5V 6.0V		TBD			TBD		ns
t _h	2.0V 4.5V 6.0V		TBD			TBD		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	FROM	то	Conditi	ons	1	T _A = 25°	С		C563 CT563		C563 CT563	UNIT
			CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tpLH, tpHL	D	Q	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
tpLH, tpHL	С	ANYQ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PZH} , t _{PZL}	ōc	ANYQ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ} , t _{PHZ}	ōc	ANYQ	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 35 30		220 44 38	ns
t _r , t _f		ANY	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
Cnd	T		Power dissip	ation car	pacitance	e per lato	h at 25℃	>		t	/p	pF


D latch signal conventions

It is TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \overline{Q} . An input that causes a Q output to go high or a \overline{Q} output to go low is called Preset; an input that causes a \overline{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names \overline{Q} are active-low.

TYPES SN54HCT563, SN74HCT563, SN54HC563, SN74HC563 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

In some applications it may be advantageous to redesignate the data input \overline{D} . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.





Notice that Q and \overline{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\longrightarrow) on \overline{PRE} and \overline{CLR} remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \overline{D} , Q, and \overline{Q} . Of course pin 5 \overline{Q} is still in phase with the data input \overline{D} , but now both are considered active-low.

HIGH-SPEED CMOS LOGIC

TYPES SN54HCT573, SN74HCT573, SN54HC573, SN74HC573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- **High-Current 3-State Outputs Drive Bus-Lines Directly** or up to 15 LSTTL Loads
- **Bus-Structured Pinout**
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches are transparent D-type latches. While the enable (C) is high the outputs (Q) will respond to the data (D) inputs. When the enable is taken low the outputs will be latched to retain the data that was set up.

An output-control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a highimpedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The highimpedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control (OC) does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are at high impedance.

The SN54HC573 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC573 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (EACH LATCH)

II.	IPUT	s	ОИТРИТ
EI	VABI	.E	α .
ōc	С	D	<u> </u>
L	Н	Н	Н
L	н	L	L
L	L	X	α ₀
н	Х	Χ	z


SN54HC573 . . . J PACKAGE SN74HC573 . . . J OR N PACKAGE (TOP VIEW)

ōc [ī	U 20	Dvcc
1D [2	19] 1a
2D [3	18	20
3D [4	17] 3α
4D [5	16	∏4Q
5D 🗌	6	15	<u></u> 5α
6D [7	14	∏6Q
7D [8	13] 7Q
8D[9	12]80
GND[10	1.1	ДС

SN54HC573 . . . FH OR FK PACKAGE SN74HC573 ... FH OR FN PACKAGE (TOP VIEW)



logic symbol



Pin numbers shown are for J and N packages

TYPES SN54HCT573, SN74HCT573, SN54HC573, SN74HC573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

timing requirements (supplement to recommended operating conditions)

PARAMETER	CONDITIONS V _{CC}	54HC573 54HCT573				UNIT		
	1 -00	MIN	NOM	MAX	MIN	NOM	MAX	UNII
t _w	2.0V 4.5V 6.0V	150 30 25			125 25 21			ns
t _{su}	2.0V 4.5V 6.0V		TBD			TBD		ns
t _h	2.0V 4.5V 6.0V		TBD			TBD		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	FROM	то	Conditi	ons	1	Γ _A = 25°	С		C573 CT573		C573 T573	UNIT
			CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PD}	D	O	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V		-	175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PD}	С	ANYQ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
tpzh, tpzL	ŌC	ANYQ	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			175 260 35 52 30 45		265 395 53 79 45 67		220 325 44 65 38 57	ns
t _{PLZ} , t _{PHZ}	ŌC	ANYQ	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			175 35 30		265 35 30		220 44 38	ns
t _t		ANY	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}	T	Power dissipation capacitance per latch at 25°C									/p	pF

D latch signal conventions

It is TI practice to name the outputs and other inputs of a D-type latch and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Ω and those producing complementary data are called $\overline{\Omega}$. An input that causes a Ω output to go high or a $\overline{\Omega}$ output to go low is called Preset; an input that causes a $\overline{\Omega}$ output to go high or a Ω output to go low is called Clear. Bars are used over these pin names (\overline{PRE} and \overline{CLR}) if they are active-low.

TYPES SN54HCT573, SN74HCT573, SN54HC573, SN74HC573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

In some applications it may be advantageous to redesignate the data input \overline{D} . In that case all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.



Notice that \overline{Q} and $\overline{\overline{Q}}$ exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\longrightarrow) on \overline{PRE} and \overline{CLR} remain since these inputs are still active-low, but that the presence or absence of the polarity indicator changes at \overline{D} , \overline{Q} , and \overline{Q} . Of course pin 5 \overline{Q} is still in phase with the data input \overline{D} , but now both are considered active-low.

HIGH-SPEED CMOS LOGIC

TYPES SN54HC620*, SN54HC623, SN74HC620*, SN74HC623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- Bus Transceivers in High-Density 20-Pin DIPs and also Plastic and Ceramic Chip Carriers
- Lock Bus-Latch Capability
- Choice of True or Inverting Logic
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Dependable Texas Instruments Quality and Reliability

DEVICE LOGIC
'HC620 Inverting
'HC623 True

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.


These devices allow data transmission from A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.


The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the 'HC623 or complementary for the 'HC620.

The SN54HC620 and SN54HC623 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC620 and SN74HC623 are characterized for operation from -40°C to 85°C.

SN54HC'...J PACKAGE SN74HC'...J OR N PACKAGE (TOP VIEW)



SN54HC'...FH OR FK PACKAGE SN74HC'...FH OR FN PACKAGE (TOP VIEW)





FUNCTION TARIF

ENABLE	INPUTS	OPER.	ATION
ĞВА	GAB	'HC620	'HC623
L	L	B data to A bus	B data to A bus
Н	Н	Ā data to B bus	A data to B bus
Н	L	Isolation	Isolation
		B data to A bus,	B data to A bus,
L	н	Ā data to B bus	A data to B bus

TYPES SN54HC620*, SN54HC623, SN74HC620*, SN74HC623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbols





Pin numbers shown are for J and N packages.

TYPES SN54HC620*, SN54HC623, SN74HC620*, SN74HC623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'HC620 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITI	ONS		$T_A = 25^\circ$	C	54H	C620	74H	C620	UNIT
PARAMETER	FROM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			50 pF 150 pF	2.0V 2.0V			105 190		160 290		130 235 26	
t _{PLH}	Α	В	50 pF 150 pF 50 pF 150 pF	4.5V 4.5V 6.0V 6.0V			21 38 18 33		32 58 27 49		26 47 22 41	
	or	or	50 pF 150 pF	2.0V 2.0V			105 190		160 290		130	ns
t _{PHL}	В	A	50 pF 150 pF 50 pF 150 pF	4.5V 4.5V 6.0V 6.0V			21 38 18 33		32 58 27 49		235 26 47 22 41	
^t PZH	GBA	•	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	-		210 295 42 59 36 51	+ 1	315 445 63 89 54 76		265 370 53 74 45 64	
t _{PZL}	GBA	Α	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76		265 370 53 74 45 64	ns
t _{PLZ}	GBA	Α	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	
t _{PHZ}	GBA	^	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	ns
t _Р ZH	- GAB	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76	-	265 370 53 74 45 64	ns
t _{PZL}	GAB	٠	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76		265 370 53 74 45 64	113
t _{PLZ}	GAB	В	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	
t _{PHZ}	GAB	6	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	ns
t _r		A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
						ince per						pF

TYPES SN54HC620*, SN54HC623, SN74HC620*, SN74HC623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'HC623 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITI	ONS		T _A = 25°	C	54H	C623	74H	C623	UNIT
FANAMETEN	FHOW	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONI
t _{PLH}	A	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	·		105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	,
t _{PHL}	or B	or A	50 pF 150 pF 50 pF 150 pF 50 pF	2.0V 2.0V 4.5V 4.5V 6.0V			105 190 21 38 18		160 290 32 58 27		130 235 26 47 22	ns
tрzн	- GBA		150 pF 50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	6.0V 2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			33 210 295 42 59 36 51		49 315 445 63 89 54 76	,	265 370 53 74 45 64	
t _{PZL}	GBA	A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 91		315 445 63 89 54 76		265 370 53 74 45 64	ns
t _{PLZ}	- GBA	А	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	ns
t _{PHZ}	GBA		50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	115
tрzн	GAB	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76		265 370 53 74 45 64	ns
t _{PZL}	GAB		50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			210 295 42 59 36 51		315 445 63 89 54 76		265 370 53 74 45 64	113
t _{PLZ}	GAB	В	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	ns
t _{PHZ}	GAB		50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			125 25 21		190 38 32		155 31 26	113
t _r		A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
tf		or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}	r		Power dissipa	tion can	acitance	per TXC\	/R at 25°	C		t	/p	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC640*, SN54HC643 SN74HC640*, SN74HC643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

D2684, DECEMBER 1982

- Bus Transceivers in High-Density 20-Pin
 DIPs and also Plastic and Ceramic Chip Carriers
- Choice of True or Inverting Logic
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Dependable Texas Instruments Quality and Reliability

DEVICE 'HC640 LOGIC

Inverting

'HC643 True and Inverting

SN54HC' ... J PACKAGE SN74HC' ... J OR N PACKAGE (TOP VIEW)


טוא 🗀	יו	
A1 [2	19 🗖 Ğ
A2 🗌	3	18 B1
A3 🗌	4	17 B2
A4 🗌	5	16 B3
A5 🗌	6	15 B4
A6 [7	14 B5
A7 🗆	8	13 B6
A8 [9	12 B7
GND	10	1.Fire

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction control (DIR) input. The enable input (\overline{G}) can be used to disable the device so the buses are effectively isolated.

The SN54HC640 and SN54HC643 are characterized for operation over the full military temperature range of $-55\,^{\circ}\mathrm{C}$ to $125\,^{\circ}\mathrm{C}$. The SN74HC640 and SN74HC643 are characterized for operation from $-40\,^{\circ}\mathrm{C}$ to $85\,^{\circ}\mathrm{C}$.

SN54HC'...FH OR FK PACKAGE SN74HC'...FH OR FN PACKAGE (TOP VIEW)




FUNCTION TABLE

CON	TROL		OPERATION	
INP	UTS	'HC640	1110045	#10040
G	DIR	HC640	'HC645	'HC643
L	L	B data to A bus	B data to A bus	B data to A bus
L	Н	Ā data to B bus	A data to B bus	A data to B bus
Н	X	Isolation	Isolation	Isolation

TYPES SN54HC640*, SN54HC643 SN74HC640*, SN74HC643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbols



Pin numbers shown are for J and N packages

TYPES SN54HC640*, SN54HC643 SN74HC640*, SN74HC643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	то	CONDITI	ONS	•	TA = 25°	С	54H	C640	74H	C640	UNIT
PANAMETER	FHOM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
t _{PLH}	A	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	-		105 190 21 38 18 33		160 290 32 58 27 49		130 235 26 47 22 41	
t _{PHL}	or B	or A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			105 190 21 38 18 33	100 (100 (100 (100 (100 (100 (100 (100	160 290 32 58 27 49		130 235 26 47 22 41	ns
t _{PZH}	G	A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			230 315 46 63 39 54		340 470 68 94 58 80		290 395 58 79 49 68	-
t _{PZL}	G	or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			230 315 46 63 39 54		340 470 68 94 58 80		290 395 58 79 49 68	ns
t _{PLZ}	G	A	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			135 27 23		205 41 35		170 34 29	
t _{PHZ}	G .	or B	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V		-	135 27 23		205 41 35		170 34 29	ns
t _r		A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53	,	75 265 15 53 13 45	ns
C _{pd}			Power dissipa	ation cap	acitance	per TXC	√R at 25°	С		tv	ďρ	pF

TYPES SN54HC640, SN54HC643, SN74HC640, SN74HC643 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

'HC643 switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FDOM	то	CONDIT	IONS	•	Γ _A = 25°	C	54H	C643	74H	C643	UNIT
PARAMETER	FROM	10	CL	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNI
t _{PLH} , t _{PHL}	A	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			110 195 22 39 19 34	÷	165 295 33 59 28 50		140 245 28 49 24 43	ns
t _{PLH} , t _{PHL}	В	A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			110 195 22 39 19 34		165 295 33 59 28 50		140 245 28 49 24 43	ns
t _{PZH} , t _{PZL}	G	Α	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			230 315 46 63 39 54		340 470 68 94 58 80		290 395 58 79 49 68	ns
tpzh, tpzL	G	В	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			230 315 46 63 39 54		340 470 68 94 58 80		290 395 58 79 49 68	ns
t _{PLZ} , t _{PHZ}	G	Α	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			135 27 23		205 41 35		170 34 29	ns
t _{PHZ} , t _{PLZ}	G	В	50 pF 50 pF 50 pF	2.0V 4.5V 6.0V			135 27 23		205 41 35		170 34 29	ns
t _r		A	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	
t _f		or B	50 pF 150 pF 50 pF 150 pF 50 pF 150 pF	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V			60 210 12 42 10 36		90 315 18 63 15 53		75 265 15 53 13 45	ns
C _{pd}	I		Power dissipa	ation capa	acitance	per TXC\	/R at 259	C		ty	/p	pF

HIGH-SPEED CMOS LOGIC

TYPES SN54HC4002, SN74HC4002 **DUAL 4-INPUT POSITIVE-NOR GATES**

D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

Dependable Texas Instruments Quality and Reliability

description


These devices contain two independent 4-input positive-NOR gates. They perform the boolean functions $Y = \overline{A + B + C + D}$ or $Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D}$ in positive logic.

The SN54HC4002 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC4002 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

	INP	OUTPUT		
A	В	С	D	Y
L	L	L	L	Н
н	Х	Х	Х	L
Х	н	X	Х	L
Х	X	н	Х	L
×	X	×	н	L


logic symbol



SN54HC4002 . . . J PACKAGE SN74HC4002 . . . J OR N PACKAGE (TOP VIEW)

1Y 🛮 1	U14 Vcc
1A 🗌 2	13 2Y
18 🗌 ₃	12 2D
1C 🗌 4	11 🗌 2C
1D 🗌 5	10 □ 2B
NC ☐ 6	9 🗌 2A
GND 7	8 □ NC

SN54HC4002 . . . FH OR FK PACKAGE SN74HC4002 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

Pin numbers shown are for J and N packages

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

						C _L =					
PARAMETER	FROM	то	CONDITIONS		T _A = 25°C			54HC4002		74HC4002	
			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX]
tpLH	A	>	2.0V 4.5V 6.0V			110 22 19		165 33 28		140 28 24	
t _{PHL}	thru D	Y	2.0V 4.5V 6.0V			110 22 19		165 33 28		140 28 24	ns
t _r		v	2.0V 4.5V 6.0V		-	75 15 13		110 22 19		95 19 16	
t _f		Y	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns
C _{pd}	Power dissipation capacitance per gate at 25°C 25 typ									pF	

D2684, DECEMBER 1982


- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain three independent 3-input OR gates and perform the boolean functions Y = A + B + C or $Y = \overline{A \cdot B \cdot C}$ in positive logic.

The SN54HC4075 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC4075 is characterized for operation from -40°C to 85°C.

logic symbol




Pin numbers shown are for J and N packages.

SN54HC4075 ... J PACKAGE SN74HC4075 . . . J OR N PACKAGE (TOP VIEW)

1A [1	U14	□ vcc
1B [2	13] 3C
2A [3	12] 3B
2B []4	- 11] 3A
2C [5	10] 3Y
2Y []6	9] 1Y
GND [7	8] 1C

SN54HC4075 . . . FH OR FK PACKAGE SN74HC4075 . . . FH OR FN PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

1	NPUT	OUTPUT	
Α	В	С	Y
Н	Х	Х	Н
х	H	Х	н
Х	Х	Н	н
L	L	L	L

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				C _L = 50				50 pF	50 pF			UNIT
PARAMETER	FROM	то	CONDITIONS	S T _A = 25°C			54HC4075		74HC4075			
			, cc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	1	
t _{PLH}	A, B, or, C	v	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	ns	
t _{PHL}	Ö,	. '	2.0V 4.5V 6.0V			100 20 17		150 30 25		125 25 21	115	
t _r		v	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16		
t _f	-	*	2.0V 4.5V 6.0V			75 15 13		110 22 19		95 19 16	ns	
C _{pd}		Power dissipation capacitance per gate at 25°C									pF	

PRODUCT PREVIEW


D2684, DECEMBER 1982

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

SN54HC4078 . . . J PACKAGE SN74HC4078 . . . J OR N PACKAGE (TOP VIEW)



SN54HC4078 . . . FH OR FK PACKAGE



SN74HC4078 . . . FH OR FN PACKAGE (TOP VIEW)

NC - No internal connection

description

These devices contain a single 8-input NOR gate and perform the following boolean functions in positive logic:

$$Y = \overline{A + B + C + D + E + F + G + H} \text{ or}$$


$$Y = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \cdot \overline{E} \cdot \overline{F} \cdot \overline{G} \cdot \overline{H}$$

The SN54HC4078 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC4078 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS A THRU H	OUTPUT Y
All inputs L	н
One or more inputs H	L

logic symbol



Pin numbers shown are for J and N packages

switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

				C _L = 50 pF							
PARAMETER	FROM	то	CONDITIONS			54HC4078		74HC4078		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH} , t _{PHL}	A thru H	Y	2.0V 4.5V 6.0V			130 26 22		165 33 28		195 39 33	ns
t _r , t _f		Y	2.0V 2.0V 6.0V			75 15 13		110 22 19		95 19 16	ns
Cnd	Power dissipation capacitance per gate at 25°C									typ	pF

PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.

TEXAS INSTRUMENTS

THIS PAGE INTENTIONALLY LEFT BLANK

Explanation of Logic Symbols

TABLE OF CONTENTS

	Title Title	Page
1.	INTRODUCTION	5-3
2.	SYMBOL COMPOSITION	5-3
3.	QUALIFYING SYMBOLS	5-5
	3.1 General Qualifying Symbols	. 5-5
	3.2 Qualifying Symbols for Inputs and Outputs	5-5
	3.3 Symbols Inside the Outline	5-9
4.	DEPENDENCY NOTATION	
	4.1 General Explanation	
	4.2 G. AND	
	4.3 Conventions for the Application of Dependency Notation in General	
	4.4 V. OR	
	4.5 N, Negate (Exclusive OR)	
	4.6 Z. Interconnection	
	4.7 C. Control	
	4.8 S, Set and R, Reset	
	4.9 EN Enable	
	4.10 M. Mode	
	4.11 A, Address	
5.	BISTABLE ELEMENTS	
5. 6.		
7.	CODERSUSE OF A CODER TO PRODUCE AFFECTING INPUTS	
7. 8.	USE OF BINARY GROUPING TO PRODUCE AFFECTING INPUTS	
9.	SEQUENCE OF INPUT LABELS	
10.	SEQUENCE OF OUTPUT LABELS	5-26

LIST OF TABLES

Table	Title	Page
١.	General Qualifying Symbols	. 5-6
Н.	Qualifying Symbols for Inputs and Outputs	. 5-7
111.	Symbols Inside the Outline	. 5-8
IV.	Summary of Dependency Notation	.5-21

If you have questions on this Explanation of Logic Symbols, please contact:

F.A. Mann MS 49
Texas Instruments Incorporated
P.O. Box 225012
Dallas, Texas 75265
Telephone (214) 995-2867

IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, 345 East 47th Street New York, N.Y. 10017

International Electrotechnical Commission (IEC) publications may be purchased from:

American National Standards Institute, Inc. 1430 Broadway New York, N.Y. 10018

by F. A. Mann

1 INTRODUCTION

The International Electrotechnical Commission (IEC) has been developing a very powerful symbolic language that can show the relationship of each input of a digital logic circuit to each output without showing explicitly the internal logic. At the heart of the system is dependency notation, which will be explained in Section 4.

The system was introduced in the USA in a rudimentary form in IEEE/ANSI Standard Y32.14-1973. Lacking at that time a complete development of dependency notation, it offered little more than a substitution of rectangular shapes for the familiar distinctive shapes for representing the basic functions of AND, OR, negation, etc. This is no longer the case.


Internationally, Working Group 2 of IEC Technical Committee TC-3 is preparing a new document (Publication 617-12) that will consolidate the original work started in the mid 1960's and published in 1972 (Publication 117-15) and the amendments and supplements that have followed. Similarly for the USA, IEEE Committee SCC 11.9 is revising the publication IEEE Std 91/ANSI Y32.14. Texas Instruments is participating in the work of both organizations and this Data Book introduces new logic symbols in anticipation of the new standards. When changes are made as the standards develop, future editions will take those changes into account.

The following explanation of the new symbolic language is necessarily brief and greatly condensed from what the standards publications will finally contain. This is not intended to be sufficient for those people who will be developing symbols for new devices. It is primarily intended to make possible the understanding of the symbols used in this book; comparing the symbols with functional block diagrams and/or function tables will further help that understanding.

2 SYMBOL COMPOSITION

A symbol comprises an outline or a combination of outlines together with one or more qualifying symbols. The shape of the symbols is not significant. As shown in Figure 1, general qualifying symbols are used to tell exactly what logical operation is performed by the elements. Table I shows the general qualifying symbols used in this data book. Input lines are placed on the left and output lines are placed on the right. When an exception is made to that convention, the direction of signal flow is indicated by an arrow as shown in Figure 11.

All outputs of a single, unsubdivided element always have identical internal logic states determined by the function of the element except when otherwise indicated by an associated qualifying symbol or label inside the element.



*Possible positions for qualifying symbols relating to inputs and outputs

FIGURE 1 - SYMBOL COMPOSITION

The outlines of elements may be abutted or embedded in which case the following conventions apply. There is no logic connection between the elements when the line common to their outlines is in the direction of signal flow. There is at least one logic connection between the elements when the line common to their outlines is perpendicular to the direction of signal flow. The number of logic connections between elements will be clarified by the use of qualifying symbols and this is discussed further under that topic. If no indications are shown on either side of the common line, it is assumed there is only one connection.

When a circuit has one or more inputs that are common to more than one element of the circuit, the common-control block may be used. This is the only distinctively shaped outline used in the IEC system. Figure 2 shows that unless otherwise qualified by dependency notation, an input to the common-control block is an input to each of the elements below the common-control block.




FIGURE 2 - ILLUSTRATION OF COMMON- CONTROL BLOCK

A common output depending on all elements of the array can be shown as the output of a commonoutput element. Its distinctive visual feature is the double line at its top. In addition the commonoutput element may have other inputs as shown in Figure 3. The function of the common-output element must be shown by use of a general qualifying symbol.




FIGURE 3 - ILLUSTRATION OF COMMON-OUTPUT ELEMENT

3 QUALIFYING SYMBOLS

3.1 General Qualifying Symbols

Table I shows the general qualifying symbols used in this data book. These characters are placed near the top center or the geometric center of a symbol or symbol element to define the basic function of the device represented by the symbol or of the element.

3.2 Qualifying Symbols for Inputs and Outputs

Qualifying symbols for inputs and outputs are shown in Table II and will be familiar to most users with the possible exception of the logic polarity and analog signal indicators. The older logic negation indicator means that the external 0 state produces the internal 1 state. The internal 1 state means the active state. Logic negation may be used in pure logic diagrams; in order to tie the external 1 and 0 logic states to the levels H (high) and L (low), a statement of whether positive logic (1 = H, 0 = L) or negative logic (1 = L, 0 = H) is being used is required or must be assumed. Logic polarity indicators eliminate the need for calling out the logic convention and are used in this data book in the symbology for actual devices. The presence of the triangular polarity indicator indicates that the L logic level will produce the internal 1 state (the active state) or that, in the case of an output, the internal 1 state will produce the external L level. Note how the active direction of transition for a dynamic input is indicated in positive logic, negative logic, and with polarity indication.

TABLE I - GENERAL QUALIFYING SYMBOLS

SYMBOL	DESCRIPTION	EXAMPL
&	AND gate or function.	'HC00
>1	OR gate or function. The symbol was chosen to indicate that at least one active input is needed to activate the output.	'HC02
=1	Exclusive OR. One and only one input must be active to activate the output.	'HC86
=	Logic identity. All inputs must stand at same state.	'HC86
2k	An even number of inputs must be active.	'HC280
2k+1	An odd number of inputs must be active.	'HC86
1 .	The one input must be active.	'HC04
▶ or ◀	A buffer or element with more than usual output capability (symbol is oriented in the direction of signal flow).	'HC240
П	Schmitt trigger; element with hysteresis.	'HC132
X/Y	Coder, code converter (DEC/BCD, BIN/OUT, BIN/7-SEG, etc.).	'HC42
MUX	Multiplexer/data selector.	'HC151
DMUX or DX	Demultiplexer.	'HC138
Σ	Adder.	*
P-a	Subtracter.	*
CPG	Look-ahead carry generator.	*
π	Multiplier.	*
COMP	Magnitude comparator.	'HC85
ALU	Arithmetic logic unit.	*
<u>~</u>	Retriggerable monostable.	'HC123
1	Non-retriggerable monostable (one-shot).	'HC221
-Ç-	Astable element. Showing waveform is optional.	*
₩.	Synchronously starting astable.	*
쌳	Astable element that stops with a completed pulse.	*
SRGm	Shift register. m = number of bits.	'HC164
CTRm	Counter. $m = number of bits$; cycle length = 2^{m} .	'HC590
CTR DIVm	Counter with cycle length = m.	'HC160
RCTRm	Asynchronous (ripple-carry) counter; cycle length = 2^{m} .	'HC4020
ROM	Read-only memory.	*
RAM	Random-access read/write memory.	'HC189
FIF0	First-in, first-out memory.	. *
I=0	Element powers up cleared to 0 state.	*
Φ	Highly complex function; "gray box" symbol with limited detail shown under special rules.	*

^{*}Not all of the general qualifying symbols have been used in this book, but they are included here for the sake of completeness.

TABLE II - QUALIFYING SYMBOLS FOR INPUTS AND OUTPUTS Logic negation at input. External 0 produces internal 1. Logic negation at output. Internal 1 produces external 0. Active-low input. Equivalent to — in positive logic. Active-low output. Equivalent to -in positive logic. Active-low input in the case of right-to-left signal flow. Active-low output in the case of right-to-left signal flow. Signal flow from right to left. If not otherwise indicated, signal flow is from left to right. Bidirectional signal flow. **POSITIVE** POLARITY NEGATIVE LOGIC LOGIC INDICATION Dynamic not used inputs active not used not used indicated transition Nonlogic connection. A label inside the symbol will usually define the nature of this pin. Input for analog signals. Internal connection, 1 state on left produces 1 state on right. Negated internal connection, 1 state on left produces 0 state on right. Dynamic internal connection. Transition from 0 to 1 on left produces transitory 1 state on right. Internal input (virtual input). It always stands at its internal 1 state unless affected by an overriding dependency relationship, Internal output (virtual output). Its effect on an internal input to which it is connected is indicated by dependency notation,

The internal connections between logic elements abutted together in a symbol may be indicated by the symbols shown. Each logic connection may be shown by the presence of qualifying symbols at one or both sides of the common line and if confusion can arise about the numbers of connections, use can be made of one of the internal connection symbols.

The internal (virtual) input is an input originating somewhere else in the circuit and is not connected directly to a terminal. The internal (virtual) output is likewise not connected directly to a terminal.

TABLE III - SYMBOLS INSIDE THE OUTLINE

Postponed output (of a pulse-triggered flip-flop). The output changes when input initiating change (e.g., a C input) returns to its initial external state or level. See § 5. Bi-threshold input (input with hysteresis) Open-drain or similar output that can supply a relatively low-impedance L level when not turned off. Requires external pull-up. Capable of positive-logic wired-AND connection. Passive-pull-up output is similar to open-drain output but is suplemented with a built-in passive pull-up. Open-source or similar output that can supply a relatively lowimpedance H level when not turned off. Requires external pull-down. Capable of positive-logic wired-OR connection. Passive-pull-down output is similar to open-source output but is supplemented with a built-in passive pull-down. 3-state output Output with more than usual output capability (symbol is oriented in the direction of signal flow). Enable input When at its internal 1-state, all outputs are enabled. When at its internal 0-state, open-drain and open-source outputs are off. three-state outputs are at normally defined internal logic states and at external high-impedance state, and all other outputs (e.g., totem-poles) are at the internal 0-state. Usual meanings associated with flip-flops (e.g., R = reset, T = toggle) Data input to a storage element equivalent to: Shift right (left) inputs, m = 1, 2, 3 etc. If m = 1, it is usually not shown. Counting up (down) inputs, m = 1, 2, 3 etc. If m = 1, it is usually not shown. Binary grouping, m is highest power of 2. The contents-setting input, when active, causes the content of a register to take on the indicated value. The content output is active if the content of the register is as indicated. Input line grouping indicates two or more terminals used to implement a single logic input. e.g., The paired expander inputs of SN7450. $\frac{X}{X}$ Fixed-state output always stands at its internal 1 state. For example, see SN74185.

The application of internal inputs and outputs requires an understanding of dependency notation, which is explained in Section 4.

In an array of elements, if the same general qualifying symbol and the same qualifying symbols associated with inputs and outputs would appear inside each of the elements of the array, these qualifying symbols are usually shown only in the first element. This is done to reduce clutter and to save time in recognition. Similarly, large identical elements that are subdivided into smaller elements may each be represented by an unsubdivided outline. The SN54HC242 symbol illustrates this principle.

3.3 Symbols Inside the Outline

Table III shows some symbols used inside the outline. Note particularly that open-collector, open-emitter, and three-state outputs have distinctive symbols. Also note that an EN input affects all of the outputs of the circuit and has no effect on inputs. When an enable input affects only certain outputs and/or affects one or more inputs, a form of dependency notation will indicate this (see 4.9). The effects of the EN input on the various types of outputs are shown.

It is particularly important to note that a D input is always the data input of a storage element. At its internal 1 state, the D input sets the storage element to its 1 state, and at its internal 0 state it resets the storage element to its 0 state.

The binary grouping symbol will be explained more fully in Section 8. Binary-weighted inputs are arranged in order and the binary weights of the least-significant and the most-significant lines are indicated by numbers. In this data book weights of input and output lines will be represented by powers of two usually only when the binary grouping symbol is used, otherwise, decimal numbers will be used. The grouped inputs generate an internal number on which a mathematical function can be performed or that can be an identifying number for dependency notation. See Figure 28. A frequent use is in addresses for memories.

Reversed in direction, the binary grouping symbol can be used with outputs. The concept is analogous to that for the inputs and the weighted outputs will indicate the internal number assumed to be developed within the circuit.

Other symbols are used inside the outlines in this data book in accordance with the IEC/IEEE standards but are not shown here. Generally these are associated with arithmetic operations and are self-explanatory.

When nonstandardized information is shown inside an outline, it is usually enclosed in square brackets [like these].

4 DEPENDENCY NOTATION

4.1 General Explanation

Dependency notation is the powerful tool that sets the IEC symbols apart from previous systems and makes compact, meaningful, symbols possible. It provides the means of denoting the relationship between inputs, outputs, or inputs and outputs without actually showing all the elements and interconnections involved. The information provided by dependency notation supplements that provided by the qualifying symbols for an element's function.

In the convention for the dependency notation, use will be made of the terms "affecting" and "affected". In cases where it is not evident which inputs must be considered as being the affecting or the affected ones (e.g., if they stand in an AND relationship), the choice may be made in any convenient way.

So far, ten types of dependency have been defined and all of these are used in this data book. They are listed below in the order in which they are presented and are summarized in Table IV following 4.11.

Section	Dependency Type or Other Subject
4.2	G, AND
4.3	General rules for dependency notation
4.4	V, OR
4.5	N, Negate, (Exclusive OR)
4.6	Z, Interconnection
4.7	C, Control
4.8	S, Set and R, Reset
4.9	EN, Enable
4.10	M, Mode
4.11	A, Address

4.2 G (AND) Dependency

A common relationship between two signals is to have them ANDed together. This has traditionally been shown by explicitly drawing an AND gate with the signals connected to the inputs of the gate. The 1972 IEC publication and the 1973 IEEE/ANSI standard showed several ways to show this AND relationship using dependency notation. While nine other forms of dependency have since been defined, the ways to invoke AND dependency are now reduced to one.

In Figure 4 input **b** is ANDed with input **a** and the complement of **b** is ANDed with **c**. The letter G has been chosen to indicate AND relationships and is placed at input **b**, inside the symbol. A number considered appropriate by the symbol designer (1 has been used here) is placed after the letter G and also at each affected input. Note the bar over the 1 at input **c**.

FIGURE 4 - G DEPENDENCY BETWEEN INPUTS

In Figure 5, output **b** affects input **a** with an AND relationship. The lower example shows that it is the internal logic state of **b**, unaffected by the negation sign, that is ANDed. Figure 6 shows input **a** to be ANDed with a dynamic input **b**.

$$a = \begin{bmatrix} 1 & G1 \\ -G1 \end{bmatrix} - b = \begin{bmatrix} a & & & \\ & & &$$

FIGURE 5 - G DEPENDENCY BETWEEN OUTPUTS AND INPUTS

FIGURE 6 - G DEPENDENCY WITH A DYNAMIC INPUT

The rules for G dependency can be summarized thus:

When a Gm input or output (m is a number) stands at its internal 1 state, all inputs and outputs affected by Gm stand at their normally defined internal logic states. When the Gm input or output stands at its 0 state, all inputs and outputs affected by Gm stand at their internal 0 states.

4.3 Conventions for the Application of Dependency Notation in General

The rules for applying dependency relationships in general follow the same pattern as was illustrated for G dependency.

Application of dependency notation is accomplished by:

- 1) labeling the input (or output) affecting other inputs or outputs with the letter symbol indicating the relationship involved (e.g., G for AND) followed by an identifying number, appropriately chosen; and
- labeling each input or output affected by that affecting input (or output) with that same number.

If it is the complement of the internal logic state of the affecting input or output that does the affecting, then a bar is placed over the identifying numbers at the affected inputs or outputs. See Figure 4.

If two affecting inputs or outputs have the same letter and same identifying number, they stand in an OR relationship to each other. See Figure 7.




FIGURE 7 - OR'ED AFFECTING INPUTS

If the affected input or output requires a label to denote its function (e.g., "D"), this label will be *prefixed* by the identifying number of the affecting input. See Figure 12.

If an input or output is affected by more than one affecting input, the identifying numbers of each of the affecting inputs will appear in the label of the affected one, separated by commas. The normal reading order of these numbers is the same as the sequence of the affecting relationships. See Figure 12.

If the labels denoting the functions of affected inputs or outputs must be numbers, (e.g., outputs of a coder), the identifying numbers to be associated with both affecting inputs and affected inputs or outputs will be replaced by another character selected to avoid ambiguity, e.g., Greek letters. See Figure 8.

FIGURE 8 - SUBSTITUTION FOR NUMBERS

4.4 V (OR) Dependency

The symbol denoting OR dependency is the letter V. See Figure 9.

FIGURE 9 - V (OR) DEPENDENCY

When a Vm input or output stands at its internal 1 state, all inputs and outputs affected by Vm stand at their internal 1 states. When the Vm input or output stands at its internal 0 state, all inputs and outputs affected by Vm stand at their normally defined internal logic states.

4.5 N (Negate) (X-OR) Dependency

The symbol denoting negate dependency is the letter N. See Figure 10. Each input or output affected by an Nm input or output stands in an exclusive-OR relationship with the Nm input or output.

$$a = \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 1 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 1 \end{bmatrix} \begin{bmatrix} 1 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 1 \end{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \begin{bmatrix} 1 \end{bmatrix} \begin{bmatrix}$$

FIGURE 10 - N (NEGATE) (X-OR) DEPENDENCY

When an Nm input or output stands at its internal 1 state, the internal logic state of each input and each output affected by Nm is the complement of what it would otherwise be. When an Nm input or output stands at its internal 0 state, all inputs and outputs affected by Nm stand at their normally defined internal logic states.

4.6 Z (Interconnection) Dependency

The symbol denoting interconnection dependency is the letter Z.

Interconnection dependency is used to indicate the existence of internal logic connections between inputs, outputs, internal inputs, and/or internal outputs.

The internal logic state of an input or output affected by a Zm input or output will be the same as the internal logic state of the Zm input or output, unless modified by additional dependency notation. See Figure 11.





FIGURE 11 - Z (INTERCONNECTION) DEPENDENCY

4.7 C (Control) Dependency

The symbol denoting control dependency is the letter C.

Control inputs are usually used to enable or disable the data (D, J, K, R, or S) inputs of storage elements. They may take on their internal 1 states (be active) either statically or dynamically. In the latter case the dynamic input symbol is used as shown in the third example of Figure 12.



Input c selects which of a or b is stored when d goes low.

FIGURE 12 - C (CONTROL) DEPENDENCY

When a Cm input or output stands at its internal 1 state, the inputs affected by Cm have their normally defined effect on the function of the element, i.e., these inputs are enabled. When a Cm input or output stands at its internal 0 state, the inputs affected by Cm are disabled and have no effect on the function of the element.

4.8 S (Set) and R (Reset) Dependencies

The symbol denoting set dependency is the letter S. The symbol denoting reset dependency is the letter R.

Set and reset dependencies are used if it is necessary to specify the effect of the combination R=S=1 on a bistable element. Case 1 in Figure 13 does not use S or R dependency.

When an Sm input is at its internal 1 state, outputs affected by the Sm input will react, regardless of the state of an R input, as they normally would react to the combination S=1, R=0. See cases 2, 4, and 5 in Figure 13.

When an Rm input is at its internal 1 state, outputs affected by the Rm input will react, regardless of the state of an S input, as they normally would react to the combination S=0, R=1. See cases 3, 4, and 5 in Figure 13.

When an Sm or Rm input is at its internal 0 state, it has no effect.

Note that the noncomplementary output patterns in cases 4 and 5 are only pseudo stable. The simultaneous return of the inputs to S=R=0 produces an unforeseeable stable and complementary output pattern.




FIGURE 13 – S (SET) AND R (RESET) DEPENDENCIES

4.9 EN (Enable) Dependency

The symbol denoting enable dependency is the combination of letters EN.

An ENm input has the same effect on outputs as an EN input, see 3.1, but it effects only those outputs labeled with the identifying number m. It also affects those inputs labeled with the identifying number m. By contrast, an EN input affects all outputs and no inputs. The effect of an ENm input on an affected input is identical to that of a Cm input. See Figure 14.

When an ENm input stands at its internal 1 state, the inputs affected by ENm have their normally defined effect on the function of the element and the outputs affected by this input stand at their normally defined internal logic states, i.e., these inputs and outputs are enabled.




FIGURE 14 - EN (ENABLE) DEPENDENCY

When an ENm input stands at its internal 0 state, the inputs affected by ENm are disabled and have no effect on the function of the element, and the outputs affected by ENm are also disabled. Open-collector outputs are turned off, three-state outputs stand at their normally defined internal logic states but externally exhibit high impedance, and all other outputs (e.g., totem-pole outputs) stand at their internal 0 states.

4.10 M (Mode) Dependency

The symbol denoting mode dependency is the letter M.

Mode dependency is used to indicate that the effects of particular inputs and outputs of an element depend on the mode in which the element is operating.


If an input or output has the same effect in different modes of operation, the identifying numbers of the relevant affecting Mm inputs will appear in the label of that affected input or output between parentheses and separated by solidi. See Figure 19.

4.10.1 M Dependency Affecting Inputs

M dependency affects inputs the same as C dependency. When an Mm input or Mm output stands at its internal 1 state, the inputs affected by this Mm input or Mm output have their normally defined effect on the function of the element, i.e., the inputs are enabled.

When an Mm input or Mm output stands at its internal 0 state, the inputs affected by this Mm input or Mm output have no effect on the function of the element. When an affected input has several sets of labels separated by solidi (e.g., $C4/2 \rightarrow /3+$), any set in which the identifying number of the Mm input or Mm output appears has no effect and is to be ignored. This represents disabling of some of the functions of a multifunction input.

The circuit in Figure 15 has two inputs, **b** and **c**, that control which one of four modes (0, 1, 2, or 3) will exist at any time. Inputs **d**, **e**, and **f** are D inputs subject to dynamic control (clocking) by the **a** input. The numbers 1 and 2 are in the series chosen to indicate the modes so inputs **e** and **f** are only enabled in mode 1 (for parallel loading) and input **d** is only enabled in mode 2 (for serial loading). Note that input **a** has three functions. It is the clock for entering data. In mode 2, it causes right shifting of data, which means a shift away from the control block. In mode 3, it causes the contents of the register to be incremented by one count.



Note that all operations are synchronous. In MODE 0 (b = 0, c = 0), the outputs remain at their existing states as none of the inputs has an effect.

In MODE 1 (b = 1, c = 0), parallel loading takes place thru inputs e and f.

In MODE 2 (b = 0, c = 1), shifting down and serial loading thru input d take place.

In MODE 3 (b = c = 1), counting up by increment of 1 per clock pulse takes place.

FIGURE 15 - M (MODE) DEPENDENCY AFFECTING INPUTS

4.10.2 M Dependency Affecting Outputs

When an Mm input or Mm output stands at its internal 1 state, the affected outputs stand at their normally defined internal logic states, i.e., the outputs are enabled.

When an Mm input or Mm output stands at its internal 0 state, at each affected output any set of labels containing the identifying number of that Mm input or Mm output has no effect and is to be ignored. When an output has several different sets of labels separated by solidi (e.g., 2,4/3,5), only those sets in which the identifying number of this Mm input or Mm output appears are to be ignored.

In Figure 16, mode 1 exists when the a input stands at its internal 1 state. The delayed output symbol is effective only in mode 1 (when input a=1) in which case the device functions as a pulse-triggered flip-flop. See Section 5. When input a=0, the device is not in mode 1 so the delayed output symbol has no effect and the device functions as a transparent latch.



FIGURE 16 – TYPE OF FLIP-FLOP DETERMINED BY MODE

In Figure 17, if input a stands at its internal 1 state establishing mode 1, output b will stand at its internal 1 state only when the content of the register equals 9. Since output b is located in the common control block with no defined function outside of mode 1, the state of this output outside of mode 1 is not defined by the symbol.

In Figure 18, if input a stands at its internal 1 state establishing mode 1, output b will stand at its internal 1 state only when the content of the register equals 15. If input a stands at its internal 0 state, output b will stand at its internal 1 state only when the content of the register equals 0.

In Figure 19 inputs a and b are binary weighted to generate the numbers 0, 1, 2, or 3. This determines which one of the four modes exists.

At output ${\bf e}$ the label set causing negation (if ${\bf c}=1$) is effective only in modes 2 and 3. In modes 0 and 1 this output stands at its normally defined state as if it had no labels. At output ${\bf f}$ the label set has effect when the mode is not 0 so output ${\bf e}$ is negated (if




FIGURE 17 – DISABLING AN OUTPUT OF THE COMMON-CONTROL BLOCK




FIGURE 18 – DETERMINING AN OUTPUT'S FUNCTION




FIGURE 19 – DEPENDENT RELATIONSHIPS
AFFECTED BY MODE

c=1) in modes 1, 2, and 3. In mode 0 the label set has no effect so the output stands at its normally defined state. In this example 0,4 is equivalent to (1/2/3)4. At output g there are two label sets. The first set, causing negation (if c=1), is effective only in mode 2. The second set, subjecting g to AND dependency on d, has effect only in mode 3.

Note that in mode 0 none of the dependency relationships has any effect on the outputs, so e, f, and g will all stand at the same state.

4.11 A (Address) Dependency

The symbol denoting address dependency is the letter A.

Address dependency provides a clear representation of those elements, particularly memories, that use address control inputs to select specified sections of a multidimensional array. Such a section of a memory array is usually called a word. The purpose of address dependency is to allow a symbolic presentation of the entire array. An input of the array shown at a particular element of this general section is common to the corresponding elements of all selected sections of the array. An output of the array shown at a particular element of this general section is the result of the OR function of the outputs of the corresponding elements of selected sections. If the label of an output of the array shown at a particular element of this general section indicates that this output is an open-circuit output or a three-state output, then this indication refers to the output of the array and not to those of the sections of the array.

Inputs that are not affected by any affecting address input have their normally defined effect on all sections of the array, whereas inputs affected by an address input have their normally defined effect only on the section selected by that address input.

An affecting address input is labelled with the letter A followed by an identifying number that corresponds with the address of the particular section of the array selected by this input. Within the general section presented by the symbol, inputs and outputs affected by an Am input are labelled with the letter A, which stands for the identifying numbers, i.e., the addresses, of the particular sections.




FIGURE 20 - A (ADDRESS) DEPENDENCY

Figure 20 shows a 3-word by 2-bit memory having a separate address line for each word and uses EN dependency to explain the operation. To select word 1, input a is taken to its 1 state, which establishes mode 1. Data can now be clocked into the inputs marked "1,4D". Unless words 2 and 3 are also selected, data cannot be clocked in at the inputs marked "2,4D" and "3,4D". The outputs will be the OR functions of the selected outputs, i.e., only those enabled by the active EN functions.

The identifying numbers of affecting address inputs correspond with the addresses of the sections selected by these inputs. They need not necessarily differ from those of other affecting dependency-inputs (e.g., G, V, N, . . .), because in the general section presented by the symbol they are replaced by the letter A.

If there are several sets of affecting Am inputs for the purpose of independent and possibly simultaneous access to sections of the array, then the letter A is modified to 1A, 2A, ... Because they have access to the same sections of the array, these sets of A inputs may have the same identifying numbers.

Figure 21 is another illustration of the concept.




FIGURE 21 – ARRAY OF 16 SECTIONS OF FOUR TRANSPARENT LATCHES WITH 3-STATE OUTPUTS COMPRISING A 16-WORD X 4-BIT RANDOM-ACCESS MEMORY

TABLE IV - SUMMARY OF DEPENDENCY NOTATION

TYPE OF DEPENDENCY	LETTER Symbol*	AFFECTING INPUT AT ITS 1-STATE	AFFECTING INPUT AT ITS 0-STATE		
Address	Α	Permits action (address selected)	Prevents action (address not selected)		
Control	С	Permits action	Prevents action		
Enable	EN	Prevents action of inputs. outputs off. Permits action outputs at external high im no change in internal logic Other outputs at internal 0.			
AND	G	Permits action	Imposes O state		
Mode	М	Permits action (mode selected)	Prevents action (mode not selected)		
Negate (X-OR)	N	Complements state	No effect		
RESET	R	Affected output reacts as it would to S = 0, R = 1	No effect		
SET	S	Affected output reacts as it would to S = 1, R = 0	No effect		
OR	٧	Imposes 1 state	Permits action		
Interconnection	Z	Imposes 1 state	Imposes O state		

^{*}These letter symbols appear at the AFFECTING input (or output) and are followed by a number. Each input (or output) AFFECTED by that input is labeled with that same number. When the labels EN, R, and S appear at inputs without the following numbers, the descriptions above do not apply. The action of these inputs is described under "Symbols Inside The Outline", see 3.1.

BISTABLE ELEMENTS

The dynamic input symbol, the postponed output symbol, and dependency notation provide the tools to differentiate four main types of bistable elements and make synchronous and asynchronous inputs easily recognizable. See Figure 22. The first column shows the essential distinguishing features; the other columns show examples.

Transparent latches have a level-operated control input. The D input is active as long as the C input is at its internal 1 state. The outputs respond immediately. Edge-triggered elements accept data from D, J, K, R, or S inputs on the active transition of C. Pulse-triggered elements require the setup of data before the start of the control pulse; the C input is considered static since the data must be maintained as long as C is at its 1 state. The output is postponed until C returns to its 0 state. The data-lock-out element is similar to the pulse-triggered version except that the C input is considered dynamic in that shortly after C goes through its active transition, the data inputs are disabled and data does not have to be held. However, the output is still postponed until the C input returns to its initial external level.

Notice that synchronous inputs can be readily recognized by their dependency labels (1D, 1J, 1K, 1S, 1R) compared to the asynchronous inputs (S, R), which are not dependent on the C inputs.




FIGURE 22 - FOUR TYPES OF BISTABLE CIRCUITS

6 CODERS

The general symbol for a coder or code converter is shown in Figure 23. X and Y may be replaced by appropriate indications of the code used to represent the information at the inputs and at the outputs, respectively.



FIGURE 23 - CODER GENERAL SYMBOL

Indication of code conversion is based on the following rule:

Depending on the input code, the internal logic states of the inputs determine an internal value. This value is reproduced by the internal logic states of the outputs, depending on the output code.


The indication of the relationships between the internal logic states of the inputs and the internal value is accomplished by:

- 1) labelling the inputs with numbers. In this case the internal value equals the sum of the weights associated with those inputs that stand at their internal 1-state, or by
- 2) replacing X by an appropriate indication of the input code and labelling the inputs with characters that refer to this code.

The relationships between the internal value and the internal logic states of the outputs are indicated by:

- 1) labelling each output with a list of numbers representing those internal values that lead to the internal 1-state of that output. These numbers shall be separated by solidi as in Figure 24. This labelling may also be applied when Y is replaced by a letter denoting a type of dependency (see Section 7). If a continuous range of internal values produces the internal 1 state of an output, this can be indicated by two numbers that are inclusively the beginning and the end of the range, with these two numbers separated by three dots, e.g., 4 . . . 9 = 4/5/6/7/8/9, or by
- 2) replacing Y by an appropriate indication of the output code and labelling the outputs with characters that refer to this code as in Figure 25.


Alternatively, the general symbol may be used together with an appropriate reference to a table in which the relationship between the inputs and outputs is indicated. This is a recommended way to symbolize a PROM after it has been programmed.



FUNCTION TABLE

INPUTS			OUTPUTS			
C	b	а	g	f	е	d
0	0	0	0	0	0	0
0	0	1	0	0	0	1
0	1	0	0	0	1	0
0	1	1	0	1	1	0
1	0	0	0	1	0	1
1	0	1	0	0	0	0
1	1	0	0	0	0	0
1	.1	1	1	0	0	0

FIGURE 24 - AN X/Y CODE CONVERTER



FUNCTION TABLE

INPUTS					ΟĹ	ITPL	ITS		
С	b	а	j	i	h	g	f	е	d
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	1	0
0	1	1	0	0	0	0	1	0	0
1	0	0	0	0	0	1	0	0	0
1	0	1	0	0	1	0	0	0	0
1	1	0	0	1	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0

FIGURE 25 - AN X/OCTAL CODE CONVERTER

7 USE OF A CODER TO PRODUCE AFFECTING INPUTS

It often occurs that a set of affecting inputs for dependency notation is produced by decoding the signals on certain inputs to an element. In such a case use can be made of the symbol for a coder as an embedded symbol. See Figure 26.

If all affecting inputs produced by a coder are of the same type and their identifying numbers correspond with the numbers shown at the outputs of the coder, Y (in the qualifying symbol X/Y) may be replaced by the letter denoting the type of dependency. The indications of the affecting inputs should then be omitted. See Figure 27.



FIGURE 26 – PRODUCING VARIOUS TYPES OF DEPENDENCIES




FIGURE 27 – PRODUCING ONE TYPE OF DEPENDENCY

8 USE OF BINARY GROUPING TO PRODUCE AFFECTING INPUTS

If all affecting inputs produced by a coder are of the same type and have consecutive identifying numbers not necessarily corresponding with the numbers that would have been shown at the outputs of the coder, use can be made of the binary grouping symbol (see 3.1). k external lines effectively generate 2^k internal inputs. The bracket is followed by the letter denoting the type of dependency followed by $\frac{m1}{m2}$. The m1 is to be replaced by the smallest identifying number and the m2 by the largest one, as shown in Figure 28.




FIGURE 28 - USE OF THE BINARY GROUPING SYMBOL

9 SEQUENCE OF INPUT LABELS

If an input having a single functional effect is affected by other inputs, the qualifying symbol (if there is any) for that functional effect is preceded by the labels corresponding to the affecting inputs. The left-to-right order of these preceding labels is the order in which the effects or modifications must be applied. The affected input has no functional effect on the element if the logic state of any one of the affecting inputs, considered separately, would cause the affected input to have no effect, regardless of the logic states of other affecting inputs.

If an input has several different functional effects or has several different sets of affecting inputs, depending on the mode of action, the input may be shown as often as required. However, there are cases in which this method of presentation is not advantageous. In those cases the input may be shown once with the different sets of labels separated by solidi. See Figure 29. No meaning is attached to the order of these sets of labels. If one of the functional effects of an input is that of an unlabelled input of the element, a solidus will precede the first set of labels shown.

If all inputs of a combinational element are disabled (caused to have no effect on the function of the element), the internal logic states of the outputs of the element are not specified by the symbol. If all inputs of a sequential element are disabled, the content of this element is not changed and the outputs remain at their existing internal logic states.

Labels may be factored using algebraic techniques.

FIGURE 29 - INPUT LABELS




FIGURE 30 - FACTORING INPUT LABELS

10 SEQUENCE OF OUTPUT LABELS

If an output has a number of different labels, regardless of whether they are identifying numbers of affecting inputs or outputs or not, these labels are shown in the following order:

- if the postponed output symbol has to be shown, this comes first, if necessary preceded by the indications of the inputs to which it must be applied;
- 2) followed by the labels indicating modifications of the internal logic state of the output, such that the left-to-right order of these labels corresponds with the order in which their effects must be applied;
- followed by the label indicating the effect of the output on inputs and other outputs of the element.

Symbols for open-circuit or three-state outputs, where applicable, are placed just inside the outside boundary of the symbol adjacent to the output line. See Figure 31.



If an output needs several different sets of labels that represent alternative functions

FIGURE 31 - PLACEMENT OF 3-STATE SYMBOLS

(e.g., depending on the mode of action), these sets may be shown on different output lines that must be connected outside the outline. However, there are cases in which this method of presentation is not advantageous. In those cases the output may be shown once with the different sets of labels separated by solidi. See Figure 32.

Two adjacent identifying numbers of affecting inputs in a set of labels that are not already separated by a nonnumeric character should be separated by a comma.

If a set of labels of an output not containing a solidus contains the identifying number of an affecting Mm input standing at its internal 0 state, this set of labels has no effect on that output.

Labels may be factored using algebraic techniques.

$$a = \begin{bmatrix} M1 & \overline{1}CT = 9/1CT = 15 \\ & & & \end{bmatrix} b = \begin{bmatrix} a & M1 & \overline{1}CT = 9 \\ & 1CT = 15 \end{bmatrix} b$$

$$a = \begin{bmatrix} M1 & \overline{1}CT = 9/1CT = 15 \\ & & & \end{bmatrix} b = \begin{bmatrix} a & M1 & \overline{1}CT = 9 \\ & & & 1CT = 15 \end{bmatrix} b$$

FIGURE 32 - OUTPUT LABELS

FIGURE 33 - FACTORING OUTPUT LABELS

If you have questions on this Explanation of Logic Symbols, please contact:

F.A. Mann MS 49 Texas Instruments Incorporated P.O. Box 225012 Dallas, Texas 75265 Telephone (214) 995-2867 IEEE Standards may be purchased from:

Institute of Electrical and Electronics Engineers, Inc. 345 East 47th Street
New York, N.Y. 10017


International Electrotechnical Commission (IEC) publications may be purchased from:

American National Standards Institute, Inc. 1430 Broadway New York, N.Y. 10018 THIS PAGE
INTENTIONALLY LEFT BLANK

Ordering Instructions and Mechanical Data

Electrical characteristics presented in this data book, unless otherwise noted, apply for circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.



MUST CONTAIN TWO NUMBERS

- 00 No special instructions
- 10 Solder-dipped leads (N and NT packages only)

Dual-in-line (J, JT, N, NT)


- Slide Magazines
- A-Channel Plastic Tubing
- Barnes Carrier (N only)
- Sectioned Cardboard Box
- Individual Plastic Box

¹ These circuits in dual in-line packages are shipped in one of the carriers shown below. Unless a specific method of shipment is specified by the customer (with possible additional costs), circuits will be shipped in the most practical carrier. Please contact your Ti sales representative for the method that will best suit your particular needs.

FK ceramic chip carrier packages


The FK package has a three-layer base with a metal lid and braze seal, and a ceramic base.

The packages are intended for surface mounting on solder lands on 1,27 (0.050-inch) centers. Terminals require no additional cleaning or processing when used in soldered assembly.



FN plastic chip carrier package


Each of these chip carrier packages consists of a circuit mounted on a lead frame and encapsulated within an electrically nonconductive plastic compound. The compound withstands soldering temperatures with no deformation, and circuit performance characteristics remain stable when the devices are operated in high-humidity conditions. The packages are intended for surface mounting on solder lands on 1,27-mm (0.050-inch) centers. Leads require no additional cleaning or processing when used in soldered assembly.




J ceramic packages (including JT packages)

Each of these hermetically sealed dual-in-line packages consists of a ceramic base, ceramic cap, and a lead frame. Hermetic sealing is accomplished with glass. Once the leads are compressed and inserted sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.


NOTE: For the 14-, 16-, and 20-pin packages, the letter J is used by itself since these packages are available only in the 7,62 (0.300) row spacing.






NOTE: a. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

J ceramic dual-in-line packages (continued)






NOTE: a. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

N plastic packages (including NT package)

Each of these dual-in-line packages consists of a circuit mounted on a lead frame and encapsulated within an electrically conductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.

NOTE: For the 14-, 16-, 20-, and 28-pin packages, the letter N is used by itself since these packages are available in only one row-spacing width — 7,62 (0.300) for the 14-, 16-, 18-, and 20-pin packages and 15,24 (0.600) for the 28-pin package.





NOTES: a. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- b. This dimension does not apply for solder-dipped leads.
- c. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0,020) above seating plane.

N plastic dual-in-line packages (continued)

MECHANICAL DATA





NOTES: a. Each pin centerline is located within 0,25 (0.010) of its true longitudinal position.

- b. This dimension does not apply for solder-dipped leads.
- c. When solder-dipped leads are specified, dipped area of the lead extends from the lead tip to at least 0,51 (0.020) above seating plane.

TEXAS INSTRUMENTS

AUSTRIA

Texas Instruments Ges.m.b.H. Industriestraße B 16 A-2345 Brunn am Gebirge Tel. 02236/846210

BELGIUM

Texas Instruments Belgium S.A. Mercure Centre Raketstraat 100, Rue de la Fusee 1130 Brussels Tel. 02/7 20 80 00

DENMARK

Texas Instruments A/S Marielundvej 46 E 2730 Herlev Tel. 02/91 7400

FINLAND

Texas Instruments Finland OY P.O. Box 56 Teollisuuskatu 19 D 00511 Helsinki 51 Tel. 90/7 01 31 33

FRANCE

Texas Instruments France Boite Postale 5 06270 Villeneuve-Loubet Tel. 0 93/20 01 01

GERMANY

Texas Instruments Deutschland GmbH Haggertystraße 1 8050 Freising Tel. 0 81 61/80-0

ITALY

Texas Instruments Semiconduttori Italia S.P.A. Divisione Semiconduttori Vialle delle Scienze 1 02015 Cittaducale (Rieti) Tel. 07 46/69 41

NETHERLANDS

Texas Instruments Holland BV. Hogehilweg 19 (Bullewijk) 1101 CB Amsterdam Zuid-Oost Tel. 0 20/5 60 29 11

NORWAY

Texas Instruments Norway A/S Sinsenveien 53 Oslo 5 Tel 02/15 50 90

PORTUGAL

Texas Instruments Equipamento Eletronico (Portugal) LDA Rua Eng. Frederico, Ulrich 2650 4470 Maia Tel. 948-1003

SCOTLAND

Texas Instruments Ltd. Sidlaw House Almondvale Centre Livingstone West Lothian Tel. 05 06/3 89 16

SPAIN

Texas Instruments Espana S.A. C/Jose Lazaro Galdiano No. 6 Madrid 16 Tel. (34) 1-4581458

SWEDEN

Texas Instruments International

— Trade Corporation
(Sverigefilialen)
Box 39103
10054 Stockholm
Tel. 08/235480

SWITZERLAND

Texas Instruments (Switzerland) AG Riedstraße 6 CH-8953 Dietikon Tel. 01/7 40 22 20

UNITED KINGDOM

Texas Instruments Ltd. Manton Lane Bedford, MK41 7PA Tel. 0234/67466





ISBN 3-88078-044-7 295/61825